Dome Project

DESIGN WORKS




DESIGN AUTOMATION EMBEDDED SYSTEMS

29 OK **1931 CONGRESCENTRUM** BRABANTHALLEN DEN BOSCH 201

Da

FPGA - EMBEDDED - INTERNET OF THINGS - PCB TECHNOLOGIEËN











Subjects

- Introduction
- DOME project
- Expectations before start of project
- Challenges
- The engineering part
- Results
- Lessons learned
- Currently running projects
- Benefits for Transfer
- Q & A











Introduction

- Henk de Jonge
- CTO at Transfer DSW (Formerly DsignWorx) since 2010
- Started on the Dome project in 2012
- Project Management for the various DOME projects:
 - Processor Module
 - Processor Baseboard Module
 - Switch Power Test Module
 - Switch Module Daughterboard
 - Switch Module Motherboard









Introduction Transfer

Design Automation Solutions

- PCB
- ASIC/FPGA
- System Design

Consulting Services

- EDA Integration
- Library management

Educational Services

- Tool based
- Methodology
- Engineering services









Design Automation Solutions

- Altium
- JTAG Technologies
- BoardPerfect
- SpaceClaim
- Simplified Solutions
- Desktop EDA

- **Unified Electronic Devel. Solution**
- JTAG Design for test
- EDA Autorouter
- Smart 3D tool for engineers
- 3D component models
- 3D (IDF) interface to AD



DOME Project

- SKA (Square Kilometer Array)
- Big Bang
- Big Data
- Bilateral
 - The Netherlands
 - Switzerland
 - South Africa
 - Australia
 - United Kingdom
 - Italy
 - **)** ...





DOME



DOME User Platform









DOME Project - LOFAR

LOFAR project (Low Frequency Array)


- Low frequency -> High wavelength -> Large scaled antenna's
- Astron (Dwingeloo Dr.)





Antenna's

Altium



Imaging







DOME Project -SKA

Beamforming

SKA (Square Kilometer Array) Project



South Africa



Australia










DOME Project – Big Bang














DOME Project – Big Data

Big Data - SKA project
Big Bang
Exascale computing



2014 – 15 petaflops
2024 – 15 exaflops

Source: Wikipedia, the free encyclopedia

Exascale computing refers to <u>computing systems</u> capable of at least one <u>exaFLOPS</u>. Such capacity represents a thousandfold increase over the first <u>petascale</u> computer that came into operation in 2008. (One exaflops is a thousand petaflops or a <u>quintillion</u>, 10¹⁸, floating point operations per second.)










DOME Project – Big Data

- Big Data Ordinary world
 - Traffic
 - Bank transaction systems
 - 12 msec -> 4 msec ->
 - Shopping behaviour
 - Special discounts while shopping
 - Internet Search engines Þ





09h20

Driverless car arrives

to take the quic kest. most expensive route

You indicate you want

While travelling, you use the

Traffician

nhearf

in-car wireless network to

send an important email.

A car ahead of you notifies your car that a truck


own car calculates a different route.





DOME Project – Area

- > 3 Main Areas:
 - Green Computing
 - Nano-photonics
 - Data & Streaming
- 7 Research Projects:
 - Algorithms & Machines
 - Access Patterns
 - Nano Photonics
 - Accelerators
 - Compressive Sampling
 - RT Communication
 - Microservers












Processor PCB – High level spec











Processor PCB - Challenges

- Area PCB: 130 x 55 mm (~ DIMM size)
- 9 Twin-Die DDR3-IC's, total of 9 GB RAM
- Large BGA package
- 12 V -> 1V & 12 V -> 1.1 V power supply on-board, 20 Amps per supply
- Component height (board to board pitch as small as possible)







Processor Bring-up Baseboard - Challenges

- uServer mother board to test the on-board peripherals
- Area: 220mm x 160mm
- Mounted vertically (room for testing)
- Mechanically secured with screws that also provide the 12V supply
- The 12V power supply via the uServer module cooling mount
- All power supplies needed to run the P5020/P5040 compute module, can be supplied by the power connector (Lab power supply)










Processor Bring-up Baseboard - Challenges

The Bring-up baseboard needs the following high-speed interfaces:

- USB-B (Slave)
- Gigabit Ethernet
- SD-Card
- S-ATA (2x)
- JTAG Debug header for PSOC3 Miniprog programmer
- I/O connector for XAUI
- Header for UART interface











Engineering the PCB's

Real R&D development Project:


- Change of specifications
 - Double DDR3 amount (18 instead of 9 IC's)
 - Double S-ATA ports
- DIMM pin out discussions (continuous change of pin outs)
- Preliminary datasheets (processor)
- 10-layer, 1.2 mm thick PCB, more than 60.000 (!) traces, arcs and vias

Altium

No room for test pads









Engineering Tools

- Altium Designer
 - Schematic entry
 - PCB Layout
 - PCB 3D Design
 - Technical Product Documentation
- Saturn PCB
 - Controlled Impedance calculations
 - Single ended
 - Differential
- Signal Integrity simulation has been outsourced to Sintecs
- Cooling simulation and implementation will be done by IBM










Engineering Tools

Altium Designer












Processor Bring-up Baseboard











Currently running projects

- Mini Base Board
- Network Switch Module
 - Daughterboard
 - Motherboard









Mini Baseboard – Challenges

- Area PCB: 150 x 100 mm
- The processor module must be placed co-planary
- 90 degree DIMM connector
- Gigabit Ethernet
- **USB**
- SD card
- S-ATA connector
- PSOC programming header









Mini Base Board

- Software development board for processor module
- Single power supply
- External cooling possibilities
- Access to Ethernet & S-ATA interface
- USB access
- Storage possibility (SSD & SD-card)










Mini Base Board











Network Switch Module

- Used for interfacing the processor modules
- 24 channel 10 Gbit Ethernet
- > 2x 60 Amp @ 1V power supply
- 1x 15 Amp @ 1.1V power supply
- Microcontroller used for configuration, power up sequence & diagnosis









Network Switch Module Motherboard

	LG	Function		Aufbauplan				Abacus	Material	Pressungen					
	er	5	23	20.35	100				Ľ.		1	2	3	4	Γ
Bottom Layer	01	Comp		20.35		1	i 👘		24	Cu 5+25->15+25dp	0.040		No.	-	1
	24/210	Comp							xx2	FR408HRIS PP 2013 59%	0.100		- Million		1
SND 7	02	Ground							19 - C.	Cu 35	0.035	Sec.	() () () () () () () () () ()	B	14
Signal 2	03	Circ 1							XX1	FR440BHRIS	0.100	- Line	the state of the s	-Uhari	F
	03	Sig 1				i Fi		-	xx2	Cu 35 FR408HRIS PP 2013 59%	0.035	TIL Y	1000	ALC:	+
SND 6	04	Ground								Cu 35	0.035	100	200 100	-	1
									xx1	FR4408HRIS	0.100	NI.			1
/DD	05	PowerVDD							2	Cu 35	0.035	- Vi	5		1
SND 5	06	Ground							xx2	FR408HRIS PP 2013 59% Cu 35	0.100	the 1	2		1
	00	Citotika							xx1	FR4408HRIS	0.100	2000	Ś. 3	5	1
/DDS	07	PowerVDD2							an anna	Cu 35 🔔	0.035				1
					_				XX2	FR408HRIS PP 2013 59%	0.100		<u> 1</u>		1
SND 4	08	Ground							xx1	Cu 35 FR4408HRIS	0.035	_	8	;	1
VDD	09	PowerVDDS								Cu 35	0.035		÷		1
		1229 III 101 II							xx2	FR408HRIS PP 2013 59%	0.100		Ş - 1		1
SND 3	10	Ground							100	Cu 35	0.035		<u> </u>		
+12V	11	PowerAVDD							321	FR4408HRIS Cu 35	0,100		<u>i</u> 1	-	1
+12V	- 11	FOWERAVDD			_	1 🗖			xx2	FR408HRIS PP 2013 59%	0.100		<u> </u>	ž. – 7	1
GND 2	12	Ground							A STATE	Cu 5+25	0.030		Ş 3	1 - E	
								100	800785	PREPREG49N			0.086		1
	13	Ground		1					800785	PREPREG49N Cu 5+25	- X	0.030	0.086	ê	1
Shield 7	10	Giburu						ALC: N	xx2	FR408HRIS PP 2013 59%		0.100	8 4	8 E	1
Diff 6	14	Diff 1					1		19	Cu 18		0.018	×	-	1
	332	- 120 - 12 - E							xx1	FR440BHRIS		0.100	Q 2	2 2	
Shield 6	15	Ground				1		th.	xx2	Cu 18 FR408HRIS PP 2013 59%		0.018	Q 3	2 - 2	ł
Diff 5	16	Diff 2						NU.	1.12	Cu 18	1	0.018	8 1		1
									xx1	FR4408HRIS		0.100			1
Shield 5	17	Ground			4			- C.	-	Cu 18	1	0.018	§ 3	1	
Diff 4	18	Diff 3					in.		xx2	FR408HRIS PP 2013 59% Cu 18		0.100	a 9		1
	10	Dillio		I III III III			10		xx1	FR4408HRIS	8	0.100	6	ŝ ŝ	1
bhield 4	19	Ground	and the second							Cu 18		0.018			1
		-						1	xx2	FR408HRIS PP 2013 59%		0.100	Q - 3	(j	
Diff 3	20	Diff 4			-				xx1	Cu 18 FR4408HRIS	- 8	0.018	5		+
Shield 3	21	Ground			- 18 <u>6</u>					Cu 18		0.018		-	1
		1000000							xx2	FR408HRIS PP 2013 59%		0.100	ŝ - 1	i i	1
Diff 2	22	Diff 5			10-10-10-10-10-10-10-10-10-10-10-10-10-1					Cu 18		0.018			1
shield 2	23	Ground							xx1	FR4408HRIS Cu 18		0.100		<u> </u>	1
									xx2	FR408HRIS PP 2013 59%	1	0.100	i i		1
Diff 1	24	Dilf 3								Cu 18		0.018	Q - 3	1	1
	25								xx1	FR4408HRIS		0.100			-
Shield 1	25	Ground							xx2	Cu 18 FR408HRIS PP 2013 59%	2	0.018	3 3	-	-
Signal 1	26	Sig 2							444	Cu 18	8	0.018	8 9	s - é	1
ignal 1									xx1	FR4408HRIS		0.100	*		1
GND1	27	Ground	- 100 Jan							Cu 18	- 2	0.018	3 3	2 3	1
	28	Comp					1		xx2	FR408HRIS PP 2013 59% Cu 5+25->15+25dp	2	0.100	C 3	2 2	ł
op Layer	20	Comp	Ø0.35	and Succession				1 million (1997)	-	04 0720-910+20up	1	0.040	1	$ \rightarrow $	+










Network Switch Module











Lessons learned

- Out of the box thinking
 - Power through cooling body
- Extended on-board diagnosis
 - JTAG Boundary Scan
 - Simulation/testing & functional diagnosis at the same time
- Signal Integrity
 - High-Speed design course









Benefits from the project

- Major growth in experience
- Growth in manpower
 - Increased from 3 to 6 employees
- Easier to get projects from customers
 - Workmanship/Experience
- Helped to improve products of our software suppliers










Results











What's in for YOU!

- Challenge the DOME participants for <u>JOINT</u> microserver business development
- Together, let's define power-efficient processing concepts for your future business!
- Contact us: info@transferdsw.nl











Any questions?









Contact

- Transfer DSW B.V.
- Goorseweg 5
- 7475 BB Markelo
- Tel.: +31(0)547 334045
- info@transferdsw.nl

- Lindberghstraat 9
- 7903 BM Hoogeveen

