De voordelen van de JTAG interface voor een project met complexere elektronica boarden

- Typical engineering process
- Test methods overview
- JTAG interface Chip level
- $\circ~$ Circuits that can be tested well via the JTAG interface
- $\circ~$ ISP possibilities via the JTAG interface
- JTAG Test and ISP applications development process
- Benefits overview




JTAG Technologies Rik Doorneweert





Typical engineering process




- PCBA's prototypes are delivered untested
- $\circ~$ Firmware required to validate HW design
- Test development only starts after layout
- Design change requests for test improvements have (too) much impact





Typical fault spectrum






Find the failures before your customers do !!!






Various test methods used in production








♦ Test Access Port (TAP)












♦ TAP Signals:

- ♦ Test Data Input
- Test Data Output
- ♦ Test Mode Signal
- ♦ Test Clock
- Test Reset






































- ♦ TAP Signals:
 - Test Data Input
 - Test Data Output
 - Test Mode Signal
 - Test Clock
 - Test Reset
- ♦ Bypass register
- ♦ Identification register
- ♦ Instruction register
- Boundary Scan register
- Private








Capture value | Identification value | TRST connection | Boundary Scan Register length








Testing on: Opens, Shorts , Stuck at 1 (SA1), Stuck at 0 (SAO)








Drive LEDs – observe LEDs manually or by LED analyzer







Testing switch positions






Chain

♦ Interconnect

♦ LEDs

Switches

Connectors




Testing connections through connectors and via physical test points







- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence




Check presence of Pull up / Pull down resistors





Digital I/0

- Chain
- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- ♦ Resistors presence
- Memory connections










- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- LVDS




LVDS connections (IEEE 1149.6)





- Chain
- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- LVDS
- ♦ Presence I²C, SPI, PHY








Chain

- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- LVDS
- ♦ Presence I²C, SPI, PHY
- Voltage, Freq, PWM




Increase Test coverage with external analogue driving and sense capabilities (ADC/DAC, PWM ect.





Chain

- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- LVDS
- ♦ Presence I²C, SPI, PHY
- Voltage, Freq, PWM
- Python Functional Test




Testing functions with Python based scripts, using Bscan accessible nodes as variable





Chain

- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- LVDS
- ♦ Presence I²C, SPI, PHY
- Voltage, Freq, PWM
- Python Functional Test
- Emulative




Emulative Test for firmware independent @speed Test





♦ Chain

- ♦ Interconnect
- ♦ LEDs
- Switches
- Connectors
- Resistors presence
- Memory connections
- ♦ LVDS
- ♦ Presence I²C, SPI, PHY
- ♦ Voltage, Freq, PWM
- Python Functional Test
- Emulative



MICROCHIP






In-System Programming – via Bscan register

FlashI²C Flash


SPI Flash








In-System Programming – micro controllers







In-System Programming – logic devices








In-System Programming – via short chain

FlashI²C Flash

SPI Flash








In-System Programming – via embedded programmer

♦ I²C Flash

SPI Flash

♦ Other...






29




JTAG applications development process







HW engineering process with JTAG







JTAG benefits for engineering

HW Engineer:

- Prototype boards tested on production failures
- No firmware required to proof that HW design is correct
- Less DFT rules
- Less or no assistance required for repairs during production process or field returns
- Less or no test pads required

Test Engineer:

- Faster production test development
- Higher and known fault coverage
- Better failure localization



32



JTAG benefits for the company

Time to market:

- One Test method that can be used for all product life cycle stages:
 - Prototype
 - Pre-Production
 - Production
 - Field returns
- Minimizes risk on design iterations

Lower cost:


- JTAG test equipment can be used for all board types with at least 1 JTAG device
- Less unrepairable boards



8

JTAG Technologies B.V. Stand 7F068

Partner4Chips Ingun JTAG Prüfmittelbau by A-Source ARCOSS BVBA Tooltronics B.V. Technologies GmbH Électronics 5x4 4x4 5x4 5x4 4x5 7F068 7F064 7F050 7F058 7F054



040 2950870

rik@jtag.com

www.jtag.com

www.jtaglive.com



