

Real-Timeness and System Integrity on a Asymmetric Multi Processing configuration

D&E Event – **November 2nd**Relator: Manuele Papais
Sales & Marketing Manager



DAVE Embedded Systems' HEADQUARTER Via Talponedo, 29/A 33080 Porcia, Italy

DAVE Embedded Systems' BRANCH OFFICE Maximilianstrasse, 13 80539 München, Germany









DAVE Embedded Systems' HEADQUARTER Via Talponedo, 29/A 33080 Porcia, Italy

DAVE Embedded Systems' BRANCH OFFICE Maximilianstrasse, 13 80539 München, Germany

Sales Offices:

- USA California
- UK Swindon
- France Paris
- Israel Tel Aviv
- Belgium / The Netherlands
 - Telerex B.V.
- Now opening: Japan







Concept and Design of Embedded Systems





Concept and Design of Embedded Systems



Supporting and Promoting
Customer Ideas and
Concepts
from Scratch to Business







System On Modules

Texas Instruments SITARA, DA VINCI

NXP i.MX6...

XILINX Zynq





System On Modules

Texas Instruments SITARA, DA VINCI

NXP i.MX6...

XILINX Zynq



Single Board Computers

Wall mount

DIN Bar mount





System On Modules

Texas Instruments SITARA, DA VINCI

NXP i.MX6...

XILINX Zynq



Single Board Computers

Wall mount

DIN Bar mount



Customized Solutions

Based on customer requirements

Based on existing proven solutions





System On Modules

Single Board Computers

Customized Solutions

Texas Instruments SITARA, DA VINCI Wall mount

Based on customer requirements

NXP i.MX6...

DIN Bar mount

Based on existing proven solutions

XILINX Zynq





Available with advanced SW elements





System On Modules

Texas Instruments

SITARA, DA VINCI

NXP i.MX6...

XILINX Zynq



Single Board Computers

Wall mount

DIN Bar mount



Available with advanced SW elements

Customized Solutions

Based on customer requirements

Based on existing proven solutions



Linux Kernel & Drivers



System On Modules

Customized Solutions

Texas Instruments SITARA, DA VINCI

Wall mount

Based on customer requirements

NXP i.MX6...

DIN Bar mount

Single Board Computers

Based on existing proven solutions

XILINX Zynq





Available with advanced SW elements



Linux Kernel & Drivers

Android BSP



System On Modules

Single Board Computers

Customized Solutions

Texas Instruments SITARA, DA VINCI

Wall mount

Based on customer requirements

NXP i.MX6...

DIN Bar mount

Based on existing proven solutions

XILINX Zynq









Linux Kernel & Drivers

Android BSP

FPGA Vivado Project and SDSoC/HLS examples



System On Modules

Single Board Computers

Customized Solutions

Texas Instruments SITARA, DA VINCI

Wall mount

Based on customer requirements

NXP i.MX6...

DIN Bar mount

Based on existing proven solutions

XILINX Zynq





Available with advanced SW elements

Linux Kernel & Drivers

Android BSP

FPGA Vivado Project and SDSoC/HLS examples



RTOS Integration/examples



AMP Asymmetric Multi Processing

BIG - LITTLE



NXP Vybrid

•TI AM335

. . .



AMP Asymmetric Multi Processing

BIG - LITTLE



NXP Vybrid

•TI AM335

•...

SIMMETRIC



- NXP i.MX6 DUAL Lite
- NXP i.MX6 DUAL
- NXP i.MX6 QUAD

• ...



AMP Asymmetric Multi Processing

BIG - LITTLE



NXP Vybrid

•TI AM335

•...


SIMMETRIC



- NXP i.MX6 DUAL Lite
- NXP i.MX6 DUAL
- NXP i.MX6 QUAD


• ...






- Multicore platform approach
- Low power architecture
- Industrial grade proof





- Multicore platform approach
- Low power architecture
- Industrial grade proof
- TrustZone IP integrated





- Multicore platform approach
- Low power architecture
- Industrial grade proof
- TrustZone IP integrated




NXP i.MX6









- Multicore platform approach
- Low power architecture
- Industrial grade proof
- TrustZone IP integrated






Xilinx Zynq









- Multicore platform approach
- Low power architecture
- Industrial grade proof
- TrustZone IP integrated












The TrustZone 1P

















































Traditional AMP has not ALL these feature so, integrate all new feature listed?


The TrustZone-based Approach



• It is required a Software Monitor




The TrustZone-based Approach



- It is required a Software Monitor
- Customized version of SAFEG



The TrustZone-based Approach




- It is required a Software Monitor
- Customized version of SAFEG
- The monitor is responsible for:
 - Enable TrustZone IP
 - Initialize Trusted /Non Trusted areas

TRUST No TRUST OS (RTOS)


SAFEG monitor with TrustZone




The TrustZone - based Approach
























































100% No Trusted Linux






100% No Trusted Linux

100% Trusted FreeRTOS

No context switch Reduced latency





100% No Trusted Linux


100% Trusted **FreeRTOS**

No context switch Reduced latency

Statically partinioned

Mem partitioning





100% No Trusted Linux

100% Trusted **FreeRTOS**


No context switch Reduced latency

Statically partinioned

Mem partitioning

No trusted private Area (MMU level)





100% No Trusted Linux

100% Trusted FreeRTOS

No context switch Reduced latency


Statically partinioned

Mem partitioning

No trusted private Area (MMU level)

Trusted private
Area (TrustZone level)





100% No Trusted Linux

100% Trusted **FreeRTOS**

No context switch Reduced latency

Statically partinioned

Mem partitioning

No trusted private Area (MMU level)

Trusted private Area (TrustZone level)

Shared Area (Not Trusted)



Details: The MEM partinioning

Mem partitioning **END of SDRAM** LINUX 0x10000000 RPMSG buffer and shared data 0x04000000 Monitor 0x01000000 **FreeRTOS** 0x0000000



0 - RESET



0 - RESET

1 – **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory



- 0 RESET
- 1 **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory
- 2 FSBL: SDRAM init and Uboot image load in memory



- 0 RESET
- 1 **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory
- 2 FSBL: SDRAM init and Uboot image load in memory
- 3 **Uboot:** loads in SDRAM:
 - Monitor
 - Trusted code FREERTOS
 - No Trusted code LINUX



- 0 **RESET**
- 1 **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory
- 2 FSBL: SDRAM init and Uboot image load in memory
- 3 **Uboot:** loads in SDRAM:
 - Monitor
 - Trusted code FREERTOS
 - No Trusted code LINUX
- 4 **Uboot**: gives control to Monitor



- 0 **RESET**
- 1 **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory
- 2 FSBL: SDRAM init and Uboot image load in memory
- 3 **Uboot:** loads in SDRAM:
 - Monitor
 - Trusted code FREERTOS
 - No Trusted code LINUX
- 4 **Uboot**: gives control to Monitor
- 5 **Monitor**:
 - Init TrustZone
 - Enable data structures and Handlers for both cores
 - Gives to Trust code the control of machine FREERTOS

MASTER



- 0 **RESET**
- 1 **BootROM**: FSBL taken from NV-memory and loaded on On Chip Memory
- 2 FSBL: SDRAM init and Uboot image load in memory
- 3 **Uboot:** loads in SDRAM:
 - Monitor
 - Trusted code FREERTOS
 - No Trusted code LINUX
- 4 **Uboot**: gives control to Monitor
- 5 **Monitor**:
 - Init TrustZone
 - Enable data structures and Handlers for both cores
 - Gives to Trust code the control of machine FREERTOS

 MASTER
- 6 **RTOS** FreeRTOS:
 - Under his control decides to start No Trusted OS (LINUX)



Details: Inter-World comm

Several methods available

OP - TEE

dualoscom

Based on TOPPERS Very specific Too SW layers **RPMsg**

Based on TI DSP accepted on mainline Used by Xilinx in AN Very well structured on

buffers and cache

handlings

OpenAMP

Similar to RPMsg Used on MPSoCs



Details: Inter-World comm

Several methods available

OP - TEE dualoscom RPMsg OpenAMP

Selection Criterias



Several methods available

OP - TEE dualoscom RPMsg OpenAMP

Selection Criterias

Acceptance into Mainline Linux Kernel



Several methods available

OP - TEE dualoscom RPMsg OpenAMP

Selection Criterias

Acceptance into Mainline Linux Kernel

Control over the isolation level between the two worlds



Several methods available

OP - TEE dualoscom RPMsg

OpenAMP

Selection Criterias

Acceptance into Mainline Linux Kernel



Maintenance – future developments

Control over the isolation level between the two worlds



Several methods available

OP - TEE dualoscom

RPMsg

OpenAMP

Selection Criterias

Acceptance into Mainline Linux Kernel



Maintenance – future developments

Control over the isolation level between the two worlds

The level of isolation is application dependent



Several methods available

RPMsg

OP - TEE

dualoscom

OpenAMP

Selection Criterias


Acceptance into Mainline Linux Kernel

Control over the isolation level between the two worlds


Maintenance – future developments

The level of isolation is application dependent

























- Linux performances are not affected by dual OS solutions
- FreeRTOS determinism is granted
- Shared mem is not cached



Details: L2 cache management



- Linux performances are not affected by dual OS solutions
- FreeRTOS determinism is granted
- Shared mem is not cached
- Internal OCM can be granted only to Trust OS



ARM Cortex A9
LINUX No Trusted

ARM Cortex A9
FreeRTOS Trusted


Programmable Logic (PL)
FPGA

Programmable Logic (PL)


TEST BENCH: used the internal timer to measure the latency between:

- INT handling
- INT service
















Latency	Linux IDLE RTOS IDLE	
min	287ns	
avg	287ns	
max	548ns	





Latency	Linux IDLE RTOS IDLE	LINUX SAT RTOS IDLE
min	287ns	287ns
avg	287ns	296ns
max	548ns	539ns






Latency	Linux IDLE RTOS IDLE	LINUX SAT RTOS IDLE	LINUX SAT RTOS 16k task load
min	287ns	287ns	287ns
avg	287ns	296ns	205ns
max	548ns	539ns	575ns

- Linux performances not affect RTOS in any condition
- FreeRTOS latency is granted with not heavy load tasks






Latency	Linux IDLE RTOS IDLE	LINUX SAT RTOS IDLE	LINUX SAT RTOS 16k task load	LINUX SAT RTOS 128k task load
min	287ns	287ns	287ns	1268ns
avg	287ns	296ns	205ns	2024ns
max	548ns	539ns	575ns	3050ns

- Linux performances not affect RTOS in any condition
- FreeRTOS latency is granted with not heavy load tasks
- FreeRTos is affected by high mem loads due to it is not cached





Latency	Linux IDLE RTOS IDLE	LINUX SAT RTOS IDLE	LINUX SAT RTOS 16k task load	LINUX SAT RTOS 128k task load
min	287ns	287ns	287ns	1268ns
avg	287ns	296ns	205ns	2024ns
max	548ns	539ns	575ns	3050ns

- Linux performances not affect RTOS in any condition
- FreeRTOS latency is granted with not heavy load tasks
- FreeRTos is affected by high mem loads due to it is not cached
 The L2 cache can be also used only on Trust OS there are
 pro and cons (typically a determinism reduction is noted)





• Complete Reboot of Slave core from Master Core



- Complete Reboot of Slave core from Master Core
- Deep understanding and optimization of INTerrupt handling and communication data interchange between two worlds related to determinism and latency aspects



- Complete Reboot of Slave core from Master Core
- Deep understanding and optimization of INTerrupt handling and communication data interchange between two worlds related to determinism and latency aspects

Refers to:

http://www.dave.eu/sites/default/files/BRX-WP001.pdf
Yashu Gosain and Prushothaman Palanichamy, Xilinx
WP429 - TrustZone Technology Support in Zynq-7000 All
Programmable SoCs (v1.0), May 20, 2014
DAVE Embedded Systems, AN-BELK-001: Asymmetric
Multiprocessing (AMP) on Bora – Linux FreeRTOS, TOPPERS SafeG home page (English), -,
https://www.toppers.jp/en/safeg.html

and many others



Question and answers







DAVE S.r.I.

Via Talponedo, 29/A I-33080, Porcia (PN) Italy

Tel +39 0434 921215 Fax +39 0434 1994030 www.dave.eu info@dave.eu wiki.dave.eu