



### Secure data storage -

NAND Flash technologies and controller mechanisms

#### **Ricky Gremmelmaier**

Head of Business Development Embedded Computing

## Rutronik at a Glance

- Founded in 1973 / 2016 Revenue: 872 Mio €
- Headquartered in Ispringen/Germany / 1500 employees
- # 3 in the European distribution market (Source: Europartners)
- Global broadline distributor / Linecard with leading suppliers
  - Semiconductors
  - Passive components
  - Electromechanical components
  - Embedded & wireless
- Expertise in several markets
  - 길 Digital Signage
  - 主 Medical
  - 😚 Transportation
  - 💪 Industrial Automation




OK



## NAND flash memory


What is it?

- Electronical non volatile storage technology
- Non-rotating parts
- Noiseless operation
- Shock and vibration robust
- High and low temperature resistant
- Fast access times
- Smaller dimensions possible



### Construction of a Flash module

**FLASH CHIPS** 



11 OKT

12 OKT

ELECTRONICS WORLDWIDE


### **Common Formfactors**

ELECTRONICS WORLDWIDE


8E

event

2017



### Construction of a Flash cell



11 OK


12 Ok

NEDE

RONICS WORLDWIDE

- Programming in pulses pushing electrons through membrane
- Membrane wears out (programming becomes faster, retention decreases)
- Temperature has an impact on electrons' "excitement"

### Construction of a Flash cell



11 OK


12 Ok

NEDE

RONICS WORLDWIDE

- Programming in pulses pushing electrons through membrane
- Membrane wears out (programming becomes faster, retention decreases)
- Temperature has an impact on electrons' "excitement"

### Effects of die shrinking



1. Oxid layer is getting thinner

#### Flash Cell Scaling Down


Number of electrons in a 20nm SLC is less than 100...

11 OK1

12 OK

NEDERLAN

**RONICS WORLDWIDE** 



#### 2. Number of electrons are decreasing

### Main concerns



Concerns	Impacts	Mechanism	
Endurance	P/E cycles Flash Technology Bit failures	Chosing right physics Wear Leveling Read Disturb Management	
Data Retention	P/E cycles, High read only count Temperature	Chosing right physics Auto Refresh	
Power Loss	Unstable power suply Volatile buffer	Capacitor PL protection Firmware PL recovery	





### Endurance

#### Flash Technologies

## Endurance

Why is there an Endurance factor?

- Due to wearing out the oxidlayer, there are limited P/E cycles
- The more wear outs, the higher the probability of bit failures

Main issues due to wrong use case:

Shorter lifetime than expected

Uncorrectable errors in the field

Physical Technology



Controller Wear Lveling, Read Distur Management, Overprovioni

### Flash technology comparison




	SLC	Pseudo-SLC	EM-MLC	MLC	TLC
Performance	very fast	fast	average	average	very low
Price per GB	\$\$\$\$	\$\$\$	\$\$\$	\$\$	\$
Reliability & Data retention	++++	++	++	+	-
Flash Endurance (PE Cycles)	Up to 100k	Up to 30k	Up to 30k	Up to 3k	Up to 1k
Bits per cell	1	1	2	2	3
Power Consumption	low	low	average	average	Average
Lifecycle	Ca. 3-5 years	ca. 1-2 years	ca. 1-2 years	ca. 1-2 years	ca. ½ - 1 year

## **Bit Failures/Flips**




**11 OKT** 



- SLC memory elements can represent one of two charge states, MLCs four states and TLCs eight.

- The applied voltage is fixed, which means that voltage must be applied to MLC cells up to four times during a write operation to achieve the maximum charge state. Therefore, MLCs and TLCs tolerate fewer write operations.


### Pseudo SLC vs EM-MLC




SLC-Lite products are based on MLC architecture, but their performance & reliability are improved by customized firmware

**Benefits:** Cost is 40-50% cheaper compared to SLC! Endurance will be increased at least 10 times compared to MLC! Improved performance especially sequential write!

Threats: Endurance will be specified by module supplier





11 OK

12 OK

NEDERI

WORLDWIDE

EM-MLC chips are based on screened MLC architecture. Quality of flash dies differ. The dies with better physical features will be specified as EM-MLC.


**Benefits:** Cost is 40%-50% cheaper compared to SLC! Endurance will be increased at least 10 times compared to MLC! Endurance guaranteed by flash vendor!

Threats: Performance a bit lower than SLC Lite

## **3D NAND Technology**



- Cells will be sorted in vertical position
- Dies will be stacked in layers (48 64 layers)
- Only MLC and TLC technology
- Geometries are bigger again
- Density increases
- Costs decrease





### **Data Retention**

#### Flash Technology Specs

#### Temperature impact

## Data Retention

What is data retention?

- Electrons are leaking due to worn out isolation layer
- Temperature has a bad effect on data retention!
- The more wear outs, the faster electrons are fleeting

Main issues due to data retention:




Physical Technology

# Static or unused data can be lost

Auto Refresh

### **Retention Spec.**




100%

11 OK

12 OKT NEDERL

WORLDWIDE


### Retention vs. Endurance



11 OKT BELGIË 12 OKT NEDERLAND

DWIDE

### **Temperature influence**



WORLDWIDE



### Power Loss

#### Capacitor based PL Protection


#### Firmware based PL Recovery

### Weak point at construction

ELECTRONICS WORLDWIDE

&E

ven



### **Power Fail**

What is a power fail?

- Sudden power loss due to switching off the power cord or a blackdown
- Power glitches due to unstable power supply

#### Main issues due to Power Loss:

Uncompleted write processes create corrupt files

User data can be lost when using DRAM cache

Management data can be corrupted. System fails!






apacitors



### Capacitor based PL Recovery



11 **OKT** 

12 OKT

**RONICS WORLDWIDE** 

BELGI

NEDERLANI

8

even


## No firmware based PL Recovery



WORLDWIDE


- 1. Write command from Host
- 2. Block acknowledges after succesful write
- 3. New write command from Host
- 4. Power down data not written completely
- 5. Corrupted data!

Files are unvalid. System could be damaged.



### Firmware based PL Recovery

- 1. Write command from Host into inactive area
- 2. Block acknowledges after succesful write



11 OKT


12 OKT

ICS WORLDWIDE

### Firmware based PL Recovery

- 1. Write command from Host into inactive area
- 2. Block acknowledges after succesful write
- 3. Block will be activated
- 4. New write command in process
- 5. Power Down occurs
- 6. Corrupted data stays inactive!
- 7. Boot up with last correct data set

Redundand system. No system crash. Always boot up with correct data.




Host

OK

12 Ok

### Performance vs. Security



11 OKT

12 OK

Performance

Security





### Thank you

Ricky Gremmelmaier Leitung Business Development Embedded Computing Phone : +49 7231 801 1758 eMail : ricky.gremmelmaier@rutronik.com