

# Today's challenges of controlled impedance design and material choice

By: Boy van Veghel




# Q.P.I. Group BV → Fineline QPI BV

- 1988 Quality Products International did start (became QPI Group later on)
  - Development Printed circuit technology
  - Supply of printed circuits
    - Multi-layer, Flex, Flex-rigid, Stretch
    - Advanced materials and constructions
  - PCB Design
    - PCB Lay-out with Mentor, Cadence, Altium and Zuken software
  - PCB Laboratory
- 2015 We became part of Fineline Global Ltd.
  - One of the world leading PCB providers
- 2018 We changed our name to Fineline QPI BV and moved to new location in Panovenweg 12, Helmond



# Impedance requirements

- More and more PCB's require Impedance control
- Increase in demand of data speed
  - Higher bit rates
  - Higher frequencies
- Technology drivers
  - DDR 4 signals
  - USB 3 signals
  - LVDS signals
- Material choice is becoming crucial
  - Dk(Er) and Df are very important




# What is impedance?

- Impedance ( $Z_0$ ) is the sum of the resistance and reactance of an electrical circuit
- It is measured in Ohms ( $\Omega$ )
- Impedance is an alternating current characteristic in which signal frequency is an important element
- The longer the trace or the higher the frequency, the more imperative it becomes to control the trace impedance
- Signal frequency is a vital factor for traces which connect to components requiring two to three hundred MHz or more

# Controlled impedance on PCBs




- The impedance is determined by
  - Trace width, trace height
  - Dielectric constant of the board material
  - Distance to reference plane(GND)
- Some basic rules








# Common impedance models

Single ended




Differential




# Common controlled impedance values

- Single ended impedance 40Ω, 45Ω, 50Ω, 55Ω, 60Ω, 75Ω
- Differential impedance 80Ω, 85Ω, 90Ω, 100Ω
- Impedance at Fineline-QPI will be calculated using
  - Polar SI9000
  - Polar speedstack
- After production impedance will be verified
  - Via a special designed test coupon on production panel



# Design challenges








- Combination of low and high impedance
  - e.g.  $40\Omega$ , and  $60\Omega$  single ended
  - e.g.  $80\Omega$  and  $100\Omega$  differential
- Require the opposite value
  - In trace width
  - In trace thickness
  - In reference isolation to GND












# Impedance calculation

- Example outer layer impedance of 40,50,60  $\Omega$  SE and 80,90,100  $\Omega$  Diff.

Layer	Stack up	Processed Thickness	$\epsilon_r$	Mask Thickness	Isolation Distance	Structure Image	Impedance ID	Structure Name	Impedance Signal Layer	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Separation (S1)	Calculated Impedance
1		0.020	4.000	0.020			1	Coated Microstrip 1B	1	0.155	0.135	0.000	40.350
2		0.035	4.400		0.070		2	Coated Microstrip 1B	1	0.095	0.075	0.000	51.320
3		0.018	4.400		0.075		3	Coated Microstrip 1B	1	0.060	0.040	0.000	61.520
4		0.075	4.400		0.140		4	Edge Coupled Coated Microstrip 1B	1	0.130	0.110	0.150	80.440
5		0.035	4.400		0.075		5	Edge Coupled Coated Microstrip 1B	1	0.100	0.080	0.150	90.740
6		0.140	4.400		0.140		6	Edge Coupled Coated Microstrip 1B	1	0.080	0.060	0.150	99.440
7		0.035	4.400		0.150								
8		0.075	4.400		0.075								
9		0.018	4.400		0.140								
10		0.075	4.400		0.140								
11		0.035	4.400		0.075								
12		0.070	4.400		0.070								
		0.035	4.000	0.020									

# Impedance calculation

- Example inner layer impedance of 40,50,60  $\Omega$  SE and 80,90,100  $\Omega$  Diff.


Layer	Stack up	Processed Thickness	$\epsilon_r$	Mask Thickness	Isolation Distance	Structure Image	Impedance ID	Structure Name	Impedance Signal Layer	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Separation (S1)	Calculated Impedance
1		0.020	4.000	0.020									
		0.035	4.400				7	Offset Stripline 1B1A	3	0.110	0.095	0.000	40.740
2		0.070	4.400		0.070								
3		0.018	4.400		0.075		8	Offset Stripline 1B1A	3	0.070	0.055	0.000	50.450
4		0.075	4.400		0.140								
5		0.018	4.400		0.075								
6		0.140	4.400		0.140		9	Offset Stripline 1B1A	3	0.045	0.030	0.000	59.870
7		0.035	4.400		0.075								
8		0.075	4.400		0.150		10	Edge Coupled Offset Stripline 1B1A	3	0.100	0.085	0.150	81.490
9		0.035	4.400		0.140								
10		0.140	4.400		0.140		11	Edge Coupled Offset Stripline 1B1A	3	0.080	0.065	0.150	90.260
11		0.035	4.400		0.075								
12		0.140	4.400		0.140		12	Edge Coupled Offset Stripline 1B1A	3	0.060	0.045	0.150	101.530
		0.075	4.400		0.075								
		0.035	4.400		0.070								
		0.070	4.400		0.070								
		0.035	4.400		0.020								

# Design challenges

- Thinner/smaller traces = higher trace resistance = lower system performance
- Traces  $< 75\mu\text{m}$ 
  - Will lower the yield in manufacturing
  - Price of the PCB will increase
  - Lead-time will be longer
- Solution would be to lower the Dk
- Lowering the Dk to e.g. 3,5 makes the track width go up to  $75\mu\text{m}$ 
  - Better yield,
  - Lower price
  - Shorter leadtime

# Low Dk material



- Using a low DK material has several advantages
  - The trace width increases
  - Copper weights can increase for high current



Requirement 60  $\Omega$  SE

# Low Dk material

- The number of layers can be increased within the same thickness
- The thickness can be decreased to improve on aspect ratio





# Choosing the right material

- Key factors in choosing the right material for your design
  - Dielectric constant (Dk)
  - Dissipation factor (Df)
  - Copper foil type
  - Glass style
- A lot of different laminate manufacturers offer a wide range of products
  - Dk&Df are often given as an average value
  - Every prepreg and laminate thickness has their own Dk&Df value
  - These small differences can have a huge impact on controlled impedance lines and signal integrity
- Lead-times and MOV or MOQ varies from one to another

# Choosing the right material


- Material vs frequency
  - Depending on insertion loss

High speed FR-4 (40-77GHz)

Advanced FR-4 (10-20GHz)

Improved FR-4 (5-10GHz)

Standard FR-4 (<5GHz)



# Choosing the right material

○ Some examples

Brand	Type	Dk	Df
Isola	FR408HR	3,65	0,0095
Panasonic	Megtron 6	3,61	0,004
Isola	I-Tera MT40	3,45	0,0031
Ventec	VT-464	3,5	0,013
Nelco	N4800-20SI	3,24	0,0064
Ventec	VT-462	3,05	0,0035
Isola	Astra MT77	3,00	0,0017

# Copper foil


- The roughness of the copper foil has an effect on impedance and signal loss (Skin depth)
- Low profile copper foils give the lowest loss

Frequency	Skin Depth
10 MHz	21 $\mu\text{m}$



The current is able to tunnel below the surface profile and through the bulk of the conductor

Frequency	Skin Depth
100 MHz	6.6 $\mu\text{m}$




The current is forced to follow every peak and trough of the surface profile increasing path length and resistance

Frequency	Skin Depth (Copper)
50 Hz	9.3 mm
10 MHz	21 $\mu\text{m}$
100 MHz	6.6 $\mu\text{m}$
1 GHz	2.1 $\mu\text{m}$
10 GHz	0.66 $\mu\text{m}$

# Copper foil

- There are two sorts of copper foils
  - RA (Rolled annealed)
  - ED (Electro deposited)


## Copper Foil Manufacturing Processes




- Smoother
- Higher Cost

VS

## Electro-deposited (ED)



- Rougher
- Lower Cost






# Copper foil


## Common Roughness Profiles

IPC Standard Profile




No min/max spec

IPC Very Low Profile(VLP)



< 5.2  $\mu\text{m}$  max







Ultra Low Profile (ULP) Class



-Other names: HVLP, VSP  
-No IPC spec  
-Typically < 2  $\mu\text{m}$  max

# Glass style



- High variety of glass styles and resin contents available
- The resin content determines the Dk for a great deal



Glass Style	7628	2116	2113	2125	1080	106
Weight (grams/sq.m)	203	104	78	87	47	24
Thread count	17.3 x 12.2	23.6 x 22.8	23.6 x 22.0	15.7 x 15.4	23.6 x 18.5	22.0 x 22.0
Yarn (warp/weft)	EC9 68/EC9 68	EC7 22/EC7 22	EC7 22/EC5 11	EC7 22/EC9 34	EC5 11/EC5 11	EC5 5.5/EC5 5.5
Glass thickness (mm)	0.17	0.095	0.079	0.09	0.05	0.033
Pressed thickness* (mm)	0.18 - 0.22	0.110 - 0.125	0.085 - 0.10	0.10 - 0.12	0.065 - 0.080	0.048 - 0.060


# Glass style

## ○ Trace width effects on Skew



# Glass style

## ○ Spread glass



Glass Style	106	1067	1067 Spread **
Weight (grams/sq.m)	24	31	31
Thread count	22.0 x 22.0	27.6 x 27.6	27.6 x 27.6
Yarn (warp/weft)	EC5 5.5/EC5 5.5	EC5 5.5/EC5 5.5	EC5 5.5/EC5 5.5
Glass thickness (mm)	0.033	0.035	0.035
Pressed thickness* (mm)	0.050 - 0.060	0.054 - 0.064	0.054 - 0.064



# Conclusion

- Before starting a design be aware of all your requirements
- Determine the material needed and check availability
- Do not over specify your design
  - E.g. don't choose an ultra low loss material if you are only running on 5-10Ghz
- Consult Fineline-QPI for advise



# Thank you for your attention!

## **FINE**LINE QPI BV

The Dutch based Subsidiary of Fineline Global

Panovenweg 12  
5708 HR Helmond  
The Netherlands

T +31 (0)492 590059  
E [INFO-QPI@FINELINE-GLOBAL.COM](mailto:INFO-QPI@FINELINE-GLOBAL.COM)  
I [FINELINE-GLOBAL.COM](http://FINELINE-GLOBAL.COM) | [QPIGROUP.COM](http://QPIGROUP.COM)

### PCB

Single | Double sided  
Multi-layer  
Flex circuit  
Flex-rigid circuit  
Stretch circuits  
IMS - Al<sub>2</sub>O<sub>3</sub> technology

### Design

Mentor - PADS | Expedition | DX  
Zuken - Cadstar  
Altium - Designer  
Cadence - Orcad | Allegro



**FINE**LINE  
EXCELLENCE IN PCB