Ruggedize your AI & Edge Computing with Modularized LGA

Jarry Chang / DFI

DFI AT a Glance























| No Compromise Customization





















One Stop ODM Service















DESIGN AUTOMATION & EMBEDDED SYSTEMS


Blueprint of AI & IoT

OpenVINO

OpenVINO™ is a comprehensive toolkit for quickly developing applications and solutions that emulate human vision. It extends CV workloads across Intel® hardware, maximizing performance.







Deep Learning for Computer Vision Hardware Acceleration

DESIGN AUTOMATION & EMBEDDED SYSTEMS

DFI Blueprint of AI & IoT

■ Intel® Movidius™ Myriad™ X VPU

A dedicated hardware accelerator for deep neural network inferences.


		•			
	Movidius Myriad Family VPL	Js			
	Myriad 2	Myriad X			
Compute Capacity	>1 TOPS	>4 TOPS			
Vector Processors	12x SHAVE Processors	16x SHAVE Processors			
CPUs	2x LEON4 cores (RISC; SPARC V8)	2x LEON4 cores (RISC; SPARC V8)			
Neural Network Capability	1st Gen DNN Support (Up to 100 GFLOPS)	Neural Compute Engine (Up to 1 TFLOPS)			
Key Interfaces	12x MIPI lanes (DPHY 1.1) USB 3 SPI I2S SD 1GbE	16x MIPI lanes (PHY 1.2) USB 3.1 Quad SPI I2S 2x SD 10GbE			






LTE Module Design (Pre-Tin Ready)

- LGA Land Pad Specification
 - Total 168 pads
 - Pad diameter
 - Large size pad: 1.6mm
 - Small size pad: 1.0mm








On M/E Point of View


DFI propose AI LGA board, Best for in-vehicle & industrial harsh environment







w/Conformal coating, excellent protection against corrosion.









New Define for AI board, LGA Design

Al core as LGA Lan Pad board




Benefit: Anti-vibration field side upgradable.

 Al board fitted on M/B by LGA pad. (reference to M.2 dimension)





LGA Module Concept




DESIGN AUTOMATION & EMBEDDED SYSTEMS


Ruggedized design of ML & AL Application



LGA module Block Diagram



LGA Carrier Block Diagram




DESIGN AUTOMATION & EMBEDDED SYSTEMS



Challenge


Extremely small PCB size is only 55*53.3mm Components are only on top size






Concept

To reduce components on LGA module Base on layout guide and check list to list the component must be close to CPU.



Ex. AC coupling capacitors must be close to CPU.




Layout check list

Signal Name	Signal Length	Notes	1
PCIE_P[2:0]_T XP/N PCIE_P5_USB 3_P2_TXP/N PCIE_P4_USB 3_P3_TXP/N PCIE_P3_USB	$0.2'' \le L_LA1_BO \le 0.5''$ $0.5'' \le L_LA1_MAIN \le 2.5''$ $0.5'' \le L_LB \le 2.5''$ $0.5'' \le L_LC \le 2.5''$ $0.5'' \le L_LD \le 1.0''$ $1.2'' \le L_LE \le 3.0''$	AC caps are recommended to be placed close to either PCIe* interface of SoC or PCIe* device side (avoid placing AC caps on mid-bus. 100nF AC caps recommended for 2.5 GT/s and 5 GT/s. For 5 GT/s main routing, we recommend the use of DSL to reduce crosstalk. For breakout (L_LA1_BO) and breakin (MS_BI) region route TX and RX on different layers to reduce crosstalk.	




Ex. According to layout guide, it is better to keep RCOMP on LGA module.



DESIGN AUTOMATION & EMBEDDED SYSTEMS

Ex. CPU strappings allow longer trace length and more vias, move to carrier board.




DESIGN AUTOMATION & EMBEDDED SYSTEMS


Final placement

After reducing, all components can be on one side

Top view



Bottom view




DESIGN AUTOMATION & EMBEDDED SYSTEMS




- Pin out definition concept
 - 1. Define current of per pin.
- 2. Define power pin base on power budget.
- 3. Define total signals pin
- 4. Base on Top size placement to define pin out

Define CPU pin out




Mapping CPU pin out to layout footprint




DESIGN AUTOMATION & EMBEDDED SYSTEMS

Define power area of Vcore power

LGA CPU module top view



LGA CPU module bot view









Define high speed signals area, it needs to be as close to CPU as possible

CPU Top view



LGA CPU module bot view




DESIGN AUTOMATION & EMBEDDED SYSTEMS




Define low speed signals area


CPU Top view



LGA CPU module bot view







 Estimate power and signal routing and design power plane base on placement.


Stack up of HDI

Stack up	Layer	Dril layers						Material	Thickness	Ref.	Er		
	•	J.I. ILYCIS							(mil)				
								soldermask Plating	0.6 mil		4		
L1	TOP	Ш			-				Hoz	1.5 mil	L2		
		Н					Н	Н		Prepreg	2.8 mil		4
	GND				П			Plating	4.0. 1				
L2	GND							Hoz	1.2 mil				
								Prepreg	3.0 mil		4		
L3	IN1	Ш	L	ш	Ш			Plating	1.2 mil	L2 & L5			
			L	ш	Ш	_	_	Hoz					
			₽	Н	Н	ı	_	Prepreg	3.0 mil		4		
L4	IN2	⊢	₽	Н	Н	⊢	┢	Plating Hoz	1.2 mil	L2 & L5			
			۰	-	Н	Н		Prepreg	3.0 mil		4		
			Н		Н								
L5	GND		ı		H			1 oz	1.3 mil				
			Г		П			Core	3.0 mil		4		
L6	IN3							1 oz	1.3 mil				
	1.10		L		Ш	_							
			▙		Ш	_		Prepreg	14.5 mil		4		
L7	GND	⊢					\perp			1oz	1.3 mil		
					Н	⊢		Core	3.0 mil		4		
					Н		Core	3.0 IIII					
L8	IN4	H	Н		#			1oz	1.3 mil	L7 & L10			
			₽					D	14.5 mil		4		
			₽		Н	Н		Prepreg	14.5 MII		4		
L9	IN5	⊢	₽		Н	Н		1oz	1.3 mil	L7 & L10			
			Н		Н	Н		Core	3.0 mil		4		
			Н										
L10	GND		Г		П			1oz	1.3 mil				
			L					Prepreg	3.0 mil		4		
L11	IN6		П			П		Hoz	1.2 mil	L10 & L13			
			Н	ш	Ц	Н		Plating					
			Н			H		Prepreg	3.0 mil		4		
L12	IN7	H	Н	\vdash	-	Н		Hoz Plating	1.2 mil	L10 & L13			
		H	ш	_	_	-		Prepreg	3.0 mil		4		
		H			7		Hoz						
L13	GND	H			1		Plating	1.2 mil					
								Prepreg	2.8 mil		4		
L14	воттом							Hoz	1.5 mil	L13			
-14	20.101						Plating		213				
								soldermask	0.6 mil		4		
									80.8 mil				
1									ı				

- To increase routing space, stack up is HDI 14 layers
- To make sure signals quality, each layer is reference to GND layer
- Power plane is shared with TOP, BOTTOM, and INER layer
 - TOP (L1) IN1 (L3)
 - TOP (L1) IN2 (L4)
 - TOP (L1) IN6 (L11)
 - TOP (L1) IN7 (L12)
 - IN1 (L3) IN2 (L4)
 - IN1 (L3) IN7 (L12)
 - IN6 (L11) IN7 (L12))
 - IN6 (L11) BOTTOM (L14)
 - IN7 (L12) BOTTOM (L14)

Return Path


Edge decoupling capacitor placement)



DESIGN AUTOMATION & EMBEDDED SYSTEMS


Return Path

Minimized loop inductance example runway




DESIGN AUTOMATION & EMBEDDED SYSTEMS

Dual stripline




- > To avoid crosstalk, high speed signals in nearby layers should be shift.
- Ex. DDR, USB, SATA, eDP, DDI, PCIe, MIPI-CSI

Power plane/via




High density layout design is difficult to implement via for power plane and return path. To reduce the difficulty, choose Layer 3 to be default power layer.


Power plane/via




Ex. Power plane L3 to 112



Power plane/via



Ex. Power plane L1 to L3 and L3 to L12






Manufacturing Experience Sharing

Specification for pre soldering of LGA

A soldering depot on all LGA connection lands has to be applied.

This is required to improve soldering connection of LGA to motherboard.

- Material: SAC305 alloy or equivalent, no low silver alloy
- Final Solder deposit height Hpt: 200 280µm (First)
- Final Solder deposit height Hpt: 200 300µm (Second)



Additional requirements:

- Void rate max. 25% in X-ray image of any pre soldered LGA-land (acc. IPC A610)
- No Flux residues permitted (cleaning process required, usage of water soluble solder paste recommended)
- PCB-finish must be able to resist cleaning process



Architecting the Next Edge Generation of Embedded IOT Application



Combination of Edge Al Technology

Applicatio n ready







Cloud based & off-line speech recognition

amazon alexa

Google Assistant SDK

Computer vision

Voice control

Acceleratio n & off-load



Intel Atom® and Intel®



Intel® Movidius™ Myriad™ VPU



H/W dedicated core

Intel® OpenVINO™



SW optimizer

Hardware platform



Panel PC



Box PC







Industrial

CDC

DESIGN AUTOMATION & EMBEDDED SYSTEMS


Machine Vision



DESIGN AUTOMATION & EMBEDDED SYSTEMS



Robot Control






7 NOV CTECHNOPOLIS, MECHELEN 8 NOV CTECHNOPOLIS, MECHELEN 8 NOV CTECHNOPOLIS, EINDHOVEN

D&E

Environment Monitoring



Camera

Shoot video and capture image in the factory


Wi-Fi / LTE / GSM / LoRa







IoT Gateway







Sensors

Collect environmental info of temperature, humidity, airflow, smoke and water

Temperature 39.5 °C Humidity 49.5 %

Together from Idea to Solution



Intemo and DFI share the same vision.

Intemo does not only have a lot of knowledge in embedded vertical markets, but also flexibility with great quality support to the client.

The synergy between DFI and Intemo not only provide a tailor-made solutions with long life support but also well-round service for your core business.





THANK YOU! See you at Booth No.2



DESIGN AUTOMATION & EMBEDDED SYSTEMS

