

• Ruggedize your AI & Edge Computing with Modularized LGA

Jarry Chang / DFI

**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN



DFI AT a Glance



10M+
EMBEDDED BOARDS
ALL OVER THE WORLD



37 YEARS
IN-DEPTH EXPERIENCE IN
EMBEDDED SOLUTIONS

180+ R&D
OUTSTANDING ENGINEERS



122.2M
REVENUES IN 2017


11 SITES
SERVICE CENTERS
WORLDWIDE



15 YEARS
EXTENDED LONG TERM SUPPORT



| Full Spectrum COTS



| No Compromise Customization



| One Stop ODM Service



DESIGN AUTOMATION & EMBEDDED SYSTEMS

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES



7 NOV ←
TECHNOPOLIS, MECHELEN
8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN




• Blueprint of AI & IoT

■ OpenVINO

OpenVINO™ is a comprehensive toolkit for quickly developing applications and solutions that emulate human vision. It extends CV workloads across Intel® hardware, maximizing performance.



Increase Deep Learning Performance



Deep Learning for Computer Vision Hardware Acceleration

**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN

**D&E
event
2018**

• DFI Blueprint of AI & IoT

■ Intel® Movidius™ Myriad™ X VPU

A dedicated hardware accelerator for deep neural network inferences.

Movidius Myriad Family VPUs



	Myriad 2	Myriad X
Compute Capacity	>1 TOPS	>4 TOPS
Vector Processors	12x SHAVE Processors	16x SHAVE Processors
CPUs	2x LEON4 cores (RISC; SPARC V8)	2x LEON4 cores (RISC; SPARC V8)
Neural Network Capability	1st Gen DNN Support (Up to 100 GFLOPS)	Neural Compute Engine (Up to 1 TFLOPS)
Key Interfaces	12x MIPI lanes (DPHY 1.1)	16x MIPI lanes (PHY 1.2)
	USB 3	USB 3.1
	SPI	Quad SPI
	I2S	I2S
	SD	2x SD
	1GbE	10GbE



• LTE Module Design (Pre-Tin Ready)

■ LGA Land Pad Specification

- Total 168 pads
- Pad diameter
 - Large size pad: 1.6mm
 - Small size pad: 1.0mm





• On M/E Point of View

- DFI propose AI LGA board, Best for in-vehicle & industrial harsh environment



- Anti-Vibration for transportation.
- w/Conformal coating, excellent protection against corrosion.



**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES


7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN

**D&E
event
2018**


• New Define for AI board, LGA Design

- AI core as LGA Lan Pad board




Benefit :
*Anti-vibration
field side upgradable.*

- AI board fitted on M/B by LGA pad.
(reference to M.2 dimension)



• LGA Module Concept



- Connector Free
- Anti-vibration
- Easy for Coating
- Made for rugged application

Ruggedized design of ML & AL Application

**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES


7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN



• Design Experience Sharing


■ LGA module Block Diagram



- LGA module
- Intel® Atom E3900/A3900 series
- LPDDR4 up to 8GB
- eMMC up to 64GB
- 6 USB 3.0
- 2 DDI, 1 eDP
- 2 MIPI-CSI
- 3 PCIe x1
- 1 SDIO
- 1 SD interface
- 1 SATA
- 1 LPC interface

• Design Experience Sharing


■ LGA Carrier Block Diagram



• Design Experience Sharing

■ Challenge

Extremely small PCB size is only 55*53.3mm Components are only on top size



DESIGN AUTOMATION & EMBEDDED SYSTEMS

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES


7 NOV ←
TECHNOPOLIS, MECHELEN
8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN



• Design Experience Sharing

■ Concept

To reduce components on LGA module Base on layout guide and check list to list the component must be close to CPU.



**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

7 NOV ←
TECHNOPOLIS, MECHELEN


8 NOV ←

VAN DER VALK HOTEL, EINDHOVEN

**D&E
event
2018**

• Design Experience Sharing

■ Ex. AC coupling capacitors must be close to CPU.



Layout check list

9.4 PCI Express Connector Trace Length Requirements

Signal Name	Signal Length	Notes	✓
PCIE_P[2:0]_TXP/N	$0.2'' \leq L_{LA1_BO} \leq 0.5''$	AC caps are recommended to be placed close to either PCIe* interface of SoC or PCIe* device side (avoid placing AC caps on mid-bus. 100nF AC caps recommended for 2.5 GT/s and 5 GT/s. For 5 GT/s main routing, we recommend the use of DSL to reduce crosstalk. For breakout (L_LA1_BO) and breakin (MS_BI) region route TX and RX on different layers to reduce crosstalk.	
PCIE_P5_USB	$0.5'' \leq L_{LA1_MAIN} \leq 2.5''$		
3_P2_TXP/N	$0.5'' \leq L_{LB} \leq 2.5''$		
PCIE_P4_USB	$0.5'' \leq L_{LC} \leq 2.5''$		
3_P3_TXP/N	$0.5'' \leq L_{LD} \leq 1.0''$		
PCIE_P3_USB	$1.2'' \leq L_{LE} \leq 3.0''$		

**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN


8 NOV ←

VAN DER VALK HOTEL, EINDHOVEN

**D&E
event
2018**

• Design Experience Sharing

- Ex. According to layout guide, it is better to keep RCOMP on LGA module.



Layout check list

6.4 PCIE_REF_CLK_RCOMP Trace Length Requirements

Signal Name	Signal Length	Notes	✓
PCIE_REF_CLK_RCOMP	<p>B1 < 500 mils</p> <p>M1 < 1000 mils</p> <p>B1+M1 < 1000 mils</p> <p>Length Matching</p> <p>OSCIN-OSCOU < 50 mils</p>	<p>No hard value for trace width and isolation spacing as long as DCR is met</p> <p>NOTES:</p> <ul style="list-style-type: none"> Must maintain low DC resistance routing (<0.5 Ω) A recommendation is to route the signal to 4-8mils trace width with <1000 mils to meet DCR 	

DESIGN AUTOMATION
& EMBEDDED SYSTEMS

7 NOV ←
TECHNOPOLIS, MECHELEN


8 NOV ←

VAN DER VALK HOTEL, EINDHOVEN

D&E
event
2018

• Design Experience Sharing

- Ex. CPU strappings allow longer trace length and more vias, move to carrier board.



**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN
8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN


**D&E
event
2018**

• Design Experience Sharing


■ Final placement

After reducing, all components can be on one side

Top view



Bottom view




• Design Experience Sharing

■ Pin out definition concept

1. Define current of per pin.
2. Define power pin base on power budget.
3. Define total signals pin
4. Base on Top size placement to define pin out

• Design Experience Sharing


■ Define CPU pin out




• Design Experience Sharing

■ Mapping CPU pin out to layout footprint

LGA CPU module Top view




CPU Top view




• Design Experience Sharing

- Define power area of Vcore power

LGA CPU module top view




LGA CPU module bot view



• Design Experience Sharing


- Define high speed signals area, it needs to be as close to CPU as possible




• Design Experience Sharing

- Define low speed signals area

CPU Top view




LGA CPU module bot view



• Layout Experience Sharing

■ Power plane/via



- Estimate power and signal routing and design power plane base on placement.

• Layout Experience Sharing


■ Stack up of HDI

Stack up	Layer	Drill layers	Material	Thickness (mil)	Ref.	Er
L1	TOP		soldermask	0.6 mil		4
			Plating	1.5 mil	L2	
			Hoz	2.8 mil		4
L2	GND		Prepreg	1.2 mil		
			Plating	3.0 mil		4
			Hoz	1.2 mil	L2 & L5	
L3	IN1		Prepreg	3.0 mil		4
			Plating	3.0 mil		4
			Hoz	1.2 mil	L2 & L5	
L4	IN2		Prepreg	1.2 mil		4
			Plating	3.0 mil		4
			Hoz	1.2 mil		
L5	GND		Prepreg	1oz		
			Core	1.3 mil		4
L6	IN3		Core	3.0 mil		
			Prepreg	1oz		4
L7	GND		Prepreg	14.5 mil		
			Core	1oz		4
L8	IN4		Core	3.0 mil		
			Prepreg	1oz	L7 & L10	
			Core	14.5 mil		4
L9	IN5		Prepreg	1oz		
			Core	1.3 mil	L7 & L10	
L10	GND		Core	3.0 mil		4
			Prepreg	1oz		
L11	IN6		Prepreg	3.0 mil		4
			Hoz	1.2 mil	L10 & L13	
			Plating	3.0 mil		4
L12	IN7		Prepreg	3.0 mil		
			Hoz	1.2 mil	L10 & L13	
			Plating	3.0 mil		4
L13	GND		Prepreg	3.0 mil		
			Hoz	1.2 mil		4
			Plating	2.8 mil		
L14	BOTTOM		Prepreg	1.5 mil	L13	
			Plating	1.5 mil		
			soldermask	0.6 mil		4
				80.8 mil		

- To increase routing space, stack up is HDI 14 layers
- To make sure signals quality, each layer is reference to GND layer
- Power plane is shared with TOP, BOTTOM, and INER layer
 - TOP (L1) – IN1 (L3)
 - TOP (L1) – IN2 (L4)
 - TOP (L1) – IN6 (L11)
 - TOP (L1) – IN7 (L12)
 - IN1 (L3) – IN2 (L4)
 - IN1 (L3) – IN7 (L12)
 - IN6 (L11) – IN7 (L12)
 - IN6 (L11) – BOTTOM (L14)
 - IN7 (L12) – BOTTOM (L14)


• Return Path

■ Edge decoupling capacitor placement)




• Return Path

■ Minimized loop inductance example runway



• Layout Experience Sharing

■ Dual stripline




➤ To avoid crosstalk, high speed signals in nearby layers should be shift.

Ex. DDR, USB, SATA, eDP, DDI, PCIe, MIPI-CSI

• Layout Experience Sharing


■ Power plane/via




- High density layout design is difficult to implement via for power plane and return path. To reduce the difficulty, choose Layer 3 to be default power layer.

• Layout Experience Sharing

■ Power plane/via




➤ Ex. Power plane L3 to I12




• Layout Experience Sharing

■ Power plane/via



➤ Ex. Power plane L1 to L3 and L3 to L12



• Manufacturing Experience Sharing

■ Specification for pre soldering of LGA


A soldering depot on all LGA connection lands has to be applied.

This is required to improve soldering connection of LGA to motherboard.

- Material: SAC305 alloy or equivalent, no low silver alloy
- Final Solder deposit height Hpt: **200 - 280µm** (First)
- Final Solder deposit height Hpt: **200 - 300µm** (Second)

Additional requirements:

- Void rate max. 25% in X-ray image of any pre soldered LGA-land (acc. IPC A610)
- No Flux residues permitted (cleaning process required, usage of water soluble solder paste recommended)
- PCB-finish must be able to resist cleaning process



Architecting the Next Edge Generation of Embedded IOT Application

**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN



• Combination of Edge AI Technology

Application
ready



Computer vision




Cloud based & off-line
speech recognition



Google Assistant SDK

Voice control

Acceleration
& off-load



H/W dedicated core

Intel® OpenVINO™



SW optimizer

Hardware
platform



Panel PC



Box PC



*Industrial
SBC*

DESIGN AUTOMATION & EMBEDDED SYSTEMS


FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN


8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN



• Machine Vision



• Robot Control



**DESIGN AUTOMATION
& EMBEDDED SYSTEMS**


FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN

**D&E
event
2018**

• Environment Monitoring



Camera


Shoot video and capture image in the factory

Wi-Fi / LTE / GSM / LoRa




IoT Gateway

LAN/Wi-Fi



Server



Sensors

Collect environmental info of temperature, humidity, airflow, smoke and water

Temperature **39.5** °C
Humidity **49.6** %

DESIGN AUTOMATION & EMBEDDED SYSTEMS

FPGA - SECURITY - INTERNET OF THINGS - ELECTRONIC DESIGN & PRODUCTION - EMBEDDED - DESIGN FOR EXCELLENCE - EMBEDDED DESIGN CHALLENGES

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←
VAN DER VALK HOTEL, EINDHOVEN

D&E
event
2018

Together from Idea to Solution



Intemo and DFI share the same vision.

Intemo does not only have a lot of knowledge in embedded vertical markets, but also flexibility with great quality support to the client.

The synergy between DFI and Intemo not only provide a tailor-made solutions with long life support but also well-round service for your core business.



THANK YOU! See you at Booth No.2



DESIGN AUTOMATION & EMBEDDED SYSTEMS

7 NOV ←
TECHNOPOLIS, MECHELEN

8 NOV ←

VAN DER VALK HOTEL, EINDHOVEN

