

**cadence®**


**PCB Analysis Considerations for every designer**  
*Make better PCB design decisions...*

Erik Nijeboer  
 Oktober 2019

**DESIGN AUTOMATION & EMBEDDED SYSTEMS**

**8 OKT** ← **D&E event 2019**  
 VAN DER VALK HOTEL  
 EINDHOVEN

1



**Introduction**

- Increasing PCB complexity
- Robust board performance
  - Manufacturability
  - Electrical Analysis
  - Thermal Analysis

**CB Distribution**



**OrCAD™**

**8 OKT** ← **D&E event 2019**  
 VAN DER VALK HOTEL  
 EINDHOVEN

2

## Increasing PCB Complexity

- Flex-Rigid
- High-density interconnect (HDI)
  - Microvias
  - Blind/Buried, staggered vias
- BGAs
- ECAD-MCAD codesign



80%



20%



% time spent on designing medium to high complexity PCBs\*

CB Distribution





OrCAD™

8 OKT ← D&E event 2019  
VAN DER VALK HOTEL EINDHOVEN

3

## Increasing PCB Complexity

- Constant Impedance
- Coupling issues between adjacent “fast” signals
- Return path discontinuities
- IR-drop
  - Total margin
  - AC noise margin
  - IR drop
  - AC noise margin
- Thermal effects



CB Distribution

OrCAD™

8 OKT ← D&E event 2019  
VAN DER VALK HOTEL EINDHOVEN


4

## How ensure board performance ?


- **Manufacturability**
- Electrical Analysis
- Thermal Analysis

## Design for Manufacturing/Assembly

- DfX rules are important
  - You can design anything but can you manufacture it ?
  - Bare minimum that is required
- Example rules/checks
  - Minimum spacing for copper/masks.
  - Minimum copper size (sliver, islands)
  - Spacing board outline (components, copper)
  - Flex Rigid (vias, copper, parts, bending....)
  - Acid traps (sharp angles)
  - Copper balancing (warpage)
  - Testpoints
    - Spacing (testpoint, masks)
    - Pad size




## Design for Manufacturing Rules



7

## Design for Manufacturing Rules



8

[illegible]

9

## OrCAD®



10



## Existing PCB SI Related Constraints

*Not electrical aware !!*

- Spacing and trace width

CB Distribution

OrCAD™

11

8 OKT ← D&E event VAN DER VALK HOTEL EINDHOVEN 2019

11

## Existing PCB SI Related Constraints

*Not electrical aware !!*

- Spacing and trace width
- Impedance

CB Distribution

OrCAD™

12

8 OKT ← D&E event VAN DER VALK HOTEL EINDHOVEN 2019

12

## Existing PCB SI Related Constraints

*Not electrical aware !!*

- Spacing and trace width
- Impedance
- Differential Pair

Static or Dynamic Phase

Running skew larger than 15 mils

These two opposite bends compensate each other naturally

13

CB Distribution OrCAD™

8 OKT ← D&E event 2019 VAN DER VALK HOTEL EINDHOVEN

13

## Existing PCB SI Related Constraints

- Spacing and trace width
- Impedance
- Differential Pair
- Relative propagation delay
  - In time or length
- Number of vias
- Stubs
- Max parallel lines

STUB

spacing


length

14


CB Distribution OrCAD™

8 OKT ← D&E event 2019 VAN DER VALK HOTEL EINDHOVEN

14



15



16



## OrCAD PCB Editor




- **Global view of results**
  - Graphics
  - Tables & Plots
- **Look for outliers**
  - Single-ended and Differential impedance
- **No SI Models required**

Simulation Table



## Coupling Analysis Screening


- Electrical coupling is more accurate than geometrical methods
- Supports a victim and worst case mode
- No SI models required



19

## Return Path Analysis



- Return Path Visualization
- Selected results will have return current flow visualized on planes
- No Models



20

## Return Path Analysis



- Return Path Visualization
- Selected results will have return current flow visualized on planes
- No Models
- DRC for return path (deviation)



21

## Return Path Analysis

- Return Path Visualization
- Selected results will have return current flow visualized on planes
- No Models
- DRC for return path (deviation)
- Insert return path vias



22

8 OKT ← **D&E event 2019**  
VAN DER VALK HOTEL  
EINDHOVEN

23


**8 OKT** ← **D&E event 2019**  
VAN DER VALK HOTEL  
EINDHOVEN

24



## IR Drop Analysis


- IR Drop can cause
  - Chips not powered up properly
  - Smaller noise margin for chip to become unreliable
  - Higher current density to introduce thermal issues
- IR Drop analysis allows layout designers to catch these problems early in the design cycle



25

## IR Drop Analysis

- IR Drop can cause
  - Chips not powered up properly
  - Smaller noise margin for chip to become unreliable
  - Higher current density to introduce thermal issues
- IR Drop analysis allows layout designers to catch these problems early in the design cycle



26



## How ensure board performance ?

- Manufacturability
- Electrical Analysis
- Thermal Analysis

27



## Thermal effects

- Resistance of copper goes up  
~30% at 80°C
- Component speeds slows down
- Material loss
- Power loss
- Reduce signal transmission

28

## Thermal Analysis



- IR drop Electrical/Thermal Co-simulation
  - Component heating (power dissipation), including heatsinks
  - Joule heating (PCB copper)
  - Airflow
  - Heatmap
- Heat Transfer Map from Computational Fluid Dynamics (CFD) simulation.



29

## Solve Thermal issues

- Thermal vias
- Heatsink
  - Thermal pads
- Cooling fans
- Stackup
  - Add powerplanes
  - Ceramic substrates
  - Metal core



30

## Conclusion

To ensure PCB performance use an optimized PCB flow:

- Real time DfX rules
- In Design Analysis for screening for SI/PI issues
- Electrical and thermal co-analysis

**OrCAD™**  
CADENCE PCB SOLUTIONS

Visit our booth 14

**DESIGN AUTOMATION & EMBEDDED SYSTEMS**

8 OKT ←  
VAN DER VALK HOTEL  
EINDHOVEN

**D&E  
event  
2019**

31



32

**cā dence®**

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at [www.cadence.com/go/trademarks](http://www.cadence.com/go/trademarks) are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.