



# FPGA'S – THE DAWN OF A NEW ERA...

DAVID THOMAS – CHANNEL DIRECTOR INTEL PSG EMEA

# PLEASE DO REACH OUT – FIND US @ THE ARROW STAND

**ARMIN** - [AFAEMS@ARROWEUROPE.COM](mailto:AFAEMS@ARROWEUROPE.COM)

**HUUB** - [HVERGOUWEN@ARROWEUROPE.COM](mailto:HVERGOUWEN@ARROWEUROPE.COM)

**MARCEL** - [MLATUPERISSA@ARROWEUROPE.COM](mailto:MLATUPERISSA@ARROWEUROPE.COM)

**IVAN** - [IVAN.ALVAREZ@INTEL.COM](mailto:IVAN.ALVAREZ@INTEL.COM)


**DAVID** - [DAVID.THOMAS@INTEL.COM](mailto:DAVID.THOMAS@INTEL.COM)



# ACCELERATION WITH INTEL® FPGA'S

## FPGA OUTLOOK

# INTEL® FPGA: APPLICATION ACCELERATION FROM EDGE TO CLOUD



# Massive Data Driving Market Change

**RAPID MARKET  
TRANSFORMATION**

**MASSIVE  
INNOVATION**

**HIGHLY  
CUSTOMIZED  
HW & SW**

**BY 2020<sup>1</sup>**

AVERAGE  
INTERNET USER  
SMART  
HOSPITAL  
AUTONOMOUS  
AUTOMOBILE


**1.5GB DATA/DAY**  
**3TB DATA/DAY**  
**4TB DATA/DAY**

CONNECTED  
AIRPLANE  
SMART  
FACTORY

**40TB DATA/DAY**  
**1PB DATA/DAY**

<sup>1</sup> Amalgamation of analyst data and Intel® analysis


# DATA CENTER CONSIDERATIONS



# ACCELERATION CHOICES

Acceleration of compute means  
**HETEROGENEOUS COMPUTE**

**DEDICATED ACCELERATORS**  
for maximum  
compute efficiency of  
specific, stable functions



**VERSATILE ACCELERATORS**  
for customized and  
changing workloads  
in networking, storage, and  
compute

# INTEL® FPGA PAC PRODUCTS SOLUTION FEATURES



**SERVER QUALIFIED/VALIDATED FLEXIBLE HARDWARE**



**LOW LATENCY, DETERMINISTIC, HIGH PERFORMANCE**



**HIGH ENERGY EFFICIENCY (PROCESSING/WATT)**




**EASY DEVELOPMENT - OPENCL™, HLS, 3<sup>RD</sup> PARTY SOLUTIONS**



**COMPREHENSIVE SOFTWARE SUPPORT – ORCHESTRATION TO SILICON**



# FPGA HIGH-LEVEL DESIGN TOOL PORTFOLIO



# ACCELERATING DATA CENTER WORKLOADS



Data Analytics  
& Databases



Financial



HPC  
(e.g. Genomics)



Media  
Transcoding




Cyber Security




Artificial  
Intelligence

Supercharge Datacenter Performance & Reduce TCO  
with the Versatility of Intel® FPGAs


Intel® FPGA Programmable Acceleration Cards (PAC)  
Qualified on Industry-Leading Enterprise Servers



Acceleration Stack for Intel®  
Xeon® CPU with FPGAs



Acceleration IP From  
Application Experts



# INTEL WORKLOAD ACCELERATION SOLUTIONS – READY NOW!

**RENAC**

No SQL  
Cassandra

**6X  
Performance**

Deterministic  
low latency at  
higher Q/S

Est. 80% TCO  
savings



Data  
Warehousing

**4X+  
Performance**

High Ingest  
rate with fast  
query/second

Est. 50% TCO  
savings



Genomics  
GATK

**2.5X  
Performance**

Speedup of  
Broad GATK  
pipeline

Est. 60% TCO  
savings



JPEG2Lepton  
JPEG2Webp

**3-4X  
Performance**

Transcode  
images faster

Est. 45% TCO  
savings



Streaming  
Analytics

**5X  
Performance**

Real-time AI  
inference within  
Spark BigDL

Est. 50% TCO  
savings



Financial Black  
Scholes

**8X  
Performance**

Risk Analytics  
within Spark  
framework

Est. 50% TCO  
savings



Network  
Security/  
Monitoring

**3X  
Performance**

Deep Packet  
Inspection at  
40Gbps lossless


Est. 75% TCO  
savings

**More on the way.....**

# FPGA Edge Inference with OpenVino™


## OPTIMIZED FOR SPEED

XEON + CAFFE\* MKL




35+ FPS

XEON + OPENVINO™



240+ FPS

XEON + FPGA+ OPENVINO™



760+ FPS

## OPTIMIZED FOR SCALE

XEON + FPGA+ OPENVINO™



24 CAMERA STREAMS WITH 35+ FPS

# SUPERCHARGE DATACENTER PERFORMANCE & LOWER TCO WITH THE VERSATILITY OF INTEL® FPGA




## Performance

- Programmable Hardware
- Programmable Software
- Low Latency & High Bandwidth



## Efficiency

- Low Power through H/W specific accelerators
- Better Server Utilization



## Versatility

- Choice of FPGA Platforms
- Growing Ecosystem of Accelerator Functions



## Ease of Use

- Acceleration Stack
- Common User Interface
- IP Migration

I/O

**FASTER WORKLOAD  
ACCELERATION**



**LOWER TOTAL  
COST OF OWNERSHIP**



**ADAPT QUICKLY TO EVOLVING  
WORKLOADS & STANDARDS**



**INCREASED  
PRODUCTIVITY**



# INTRODUCING THE FPGA FOR THE DATA-CENTRIC WORLD



# INNOVATION ACROSS THE BOARD



## **FPGA/CPLD**

*Lowest Cost,  
Lowest Power*



## **FPGA**

*Cost/Power Balance  
SoC & Transceivers*



## **FPGA**

*Mid-range FPGAs  
SoC & Transceivers*



## **FPGA**

*Optimized for  
High Bandwidth*



## **PowerSoCs**

*High-efficiency  
Power Management*

## RESOURCES

### **Embedded Soft and Hard Processors**

**Nios® II**

**ARM\***

### **Design Software**

**Intel® Quartus® Prime**  
Design Software

**Intel® FPGA SDK for OpenCL™**

### **Development Kits**




### **Intellectual Property (IP)**

- Industrial
- Computing
- Enterprise





# The Complete Custom Logic Portfolio





# Agilex : The FPGA for the Data-Centric World

PROCESS  
DATA

2<sup>ND</sup>  
GENERATION  
INTEL<sup>®</sup>  
HYPERFLEX<sup>™</sup>  
ARCHITECTURE

UP TO  
40%  
HIGHER  
PERFORMANCE<sup>1,3</sup>

UP TO  
40%  
LOWER  
POWER<sup>1,3</sup>

UP TO  
40 TFLOPS  
DSP PERFORMANCE<sup>2,3</sup>

STORE  
DATA

DDR5 &  
HBM


INTEL<sup>®</sup> OPTANE<sup>™</sup> DC  
PERSISTENT MEMORY SUPPORT

MOVE  
DATA



INTEL<sup>®</sup> XEON<sup>®</sup> PROCESSOR COHERENT  
CONNECTIVITY & PCIe GEN5

112G  
TRANSCIVER  
DATA RATES



<sup>1</sup> Compared to Intel<sup>®</sup> Stratix<sup>®</sup> 10 FPGAs

<sup>2</sup> With FP16 configuration

<sup>3</sup> Based on current estimates, see slide 21 for details

# Intel® Agilex™ FPGA Tools for Developers

## Hardware Developers



- Higher productivity:
  - 30% improvement in compile times<sup>5</sup>
  - New productivity flows and usability features for faster design convergence
- Higher efficiency: 15% improvement in memory utilization<sup>5</sup>

## Software Developers

- Single source, heterogeneous programming environment
- Support for common performance library APIs
- FPGA support with Intel software development tools including Intel® VTune™ Amplifier & Intel® Advisor

# ONE API



<sup>5</sup>See slide 21 for details

# LEGAL DISCLAIMERS

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <http://www.intel.com/performance>.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <http://www.intel.com/performance>.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Statements in this document that refer to Intel's plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

© Intel Corporation. Intel, the Intel logo, the Intel Inside mark and logo, Arria, Cyclone, Intel Xeon, MAX, Quartus and Stratix are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

\*Other marks and brands may be claimed as the property of others. Intel Corporation. Intel, the Intel logo, and others are trademarks of Intel Corporation in the U.S. and/or other countries.

Altera, Arria, Cyclone, Enpirion, Max, Megcore, Nios, Quartus and Stratix, words and logos are trademarks of Altera and registered in the U.S. Patent and Trademark Office and in other countries.

\*Other names and brands may be claimed as the property of others.

# THANK YOU!

*IN BEHALF OF INTEL AND ARROW TEAM*