Speed-up Your FPGA-on-Board Design Flow

Bas Hassink

Senior Application Engineer

InnoFour

DESIGN AUTOMATION & EMBEDDED SYSTEMS

8 OKT ←
VAN DER VALK HOTEL
EINDHOVEN

D&E
event
2019

Agenda

- **Presentation**
  - — IO Standards Effect Pin Assignment
  - — Review IO standards and structures
  - — Integration of IOPT in PCB design flow

- **Demonstration**

IO Standards Effect Pin Assignment

- Most common sources of FPGA failures or delays:

  #1 Timing Closure

  #2 High Speed Interfaces (PCIe, DDR3)

  #3 Pin assignment and I/O errors

IO Standards and Pin Assignments

■ IO Standards vary greatly, even within one FPGA

■ IO Organized in banks with one voltage reference.
— +3.3, +2.5, +1.8 are common;
— One bank may be different from the next.

■ Single ended IO are LVTTL or LVCMOS, with many variations including HTL, SSTL, GTL, etc.

■ Differential IO typically LVDS but also LVPECL, CML, etc.

■ MOST IMPORTANT:
Global nets are usually assigned to specific pins that can also be IO. PCB Layout must use these pins as clocks or reset if global nets are to be used

FPGA Device Support

- Mentor supports a comprehensive up-to-date library of FPGA vendor devices

  — Link to Support Center (https://support.sw.siemens.com/en-US/knowledge-base/MG593597) to download the latest IOPT FPGA library update

Where to download the latest I/O Optimizer library information.

- To view the latest xDX IOPT library version number and the content of the library select **here** .
- To download the latest library as a zip file select **here** .
- To request a new device that is not already in the library complete the document **here** .

- Proactive monthly delivery of Vendor device family updates

- On-demand service support for the very latest devices
  — Average new device support delivery is 2 weeks
  — Free available to all VX.*.* customers on maintenance support contract
  — Covers pre-release and restricted devices where access is available

FPGA-on-Board Collaboration

- Bridging the domains of FPGA design and PCB design
  - Optimizes the FPGA IO in the Board context, resulting in easier and more efficient routing to the FPGA
  - Less netline cross overs - Less vias, Less trace length

  - Imports HDL, Vendor Constraints, CSV, Place & Route report and Schematic as the connectivity source
 - Exports HDL, Constraints, CSV for vendor validation

- Board Schematic Design:
  - Multi-FPGA I/O Optimization (unravel/swapping) adheres to vendor device IO Standard and Pin rules
  - Multi-Instances of one FPGA supported
  - Component placement can be forwarded to PCB

HDL

Parallel Circuit #2

IMAGPROC2

CONTROLLER2

Constraints

Layout

Optimized I/O

Schematic

FPGA Source Data Management

■ Merge Connectivity
— Preview of pending changes as the FPGA evolves
– Opportunity to Accept/Reject new changes
— When multiple sources change at once
– HDL connectivity compared first
– Followed by separate passes of Constraints, CSV, etc.
— Opportunity to adjust IO Standard and Direction
— xDX IOPT Notifies user when source data changes

FPGA-on-Board Signal Assignment

- Signal-to-Pin assignment is correct-by-construction adhering to the FPGA vendor IO Standard and Pin rules

- Custom partitioning the device into functional symbol grouping instead of IO Banks
  — Merging IO Banks or create Partitions graphically
  — Provides flexibility and control in I/O Optimization

Pin Grouping & Partitioning

- **Corporate Library Parts creation**
  - Librarian uses the IOPT licensed *FPGA Part Wizard* to accurately and efficiently create the complex part

  - FPGA parts are instantiated from Designer Search or Databook
  - Design flow is easy-to-use, simple and error free

  - IOPT manages the rule driven pin assignment, pin swap & IO unravelling

  - Optimized FPGA IO is Back Annotated to Schematic symbol pin property instances

  - Unravel between partitions is available

Pin Grouping & Partitioning

- Customized Part Partitioning
  — Flexible process allowing the Part to be partitioned the designer requires e.g. Partitioned in to Schematic functions DDR3

  — IOPT Symbol Generator automatically creates the part & symbols and saved to the local design project library
    – Full Read/Write access by Engineers
    – Packager looks for the data first into Project Library, then to Central Library
    – Part Number must be unique

  — Optimized FPGA IO connectivity is synchronized with schematic using the Project Integration mechanism
  — FPGA parts are instantiated from Designer>MyParts>FPGA menu
  — Option to export/publish to the corporate library

Multi-Giga Bit transceiver (MGT) signal group support

- Support for swapping whole channel and block structures of related MGT signals to improve board connectivity

Two receiver signals from different blocks selected.

option "Swap Entire MGT Blocks" introduced to swap all receiver and transmitter differential signals together between blocks. This operation keeps related receiver and transmitter pairs together in a channel after swap to different block


4 MGT channels loaded with transmitter and receiver signals.

Two receiver signals from different channels selected.

option "Swap Entire MGT Channels" introduced to swap receiver and transmitter differential signals together between channels.

Unravel optimized connections by moving all signals from one channel to another keeping relationships between signals untouched.

FPGA-on-Board I/O Optimization

- Integrated Floor Planner enables and multi-FPGA optimization in the context of a board layout
  - Simple pre-layout of placement before board exists
  - Multi-FPGA Unravel and selected group Pin Swap

- IOPT manages all pin swapping adhering to vendor IO Standard device rules
  - Option to unravel signal across Partitions
  - Multi-Instances of one FPGA supported
  - Component placement forwarded to PCB

- IO Optimization results in:
  - Easier trace routing – less netline cross overs
  - Less vias, less trace length, Potential for less board layers

Demonstration: High Level Flow Overview

Demonstration: Current Design Status

System Architecture Specification

HDL, CSV

HDL, CSV

Vendor: Xilinx
Family: zynq-7000
Device: 7z045
Package: ffg900

FPGA Design Cycles

Design Entry / Simulation
Vendor P&R / Synthesis Tools

Constraints

*UCF , XDC , SDC

UCF – V1 ✔

Vendor: Xilinx
Family: zynq-7000
Device: 7z045
Package: ffg900

FPGA Pin Assignment

Verification
Optimization
Floor Planning
Synchronization

IOPT

Connectivity

V1 ✔

V1 ✔

Schematic Entry

Designer

V1 ✔

Layout

xPCB Layout

Placement/Traces

V1 ✔

*Xilinx User Constraints file (UCF)
*Xilinx Design Constraints file (XDC)
*Synopsys Design Constraints file (SDC)

inno four®

Mentor®
A Siemens Business

8 OKT ←
VAN DER VALK HOTEL
EINDHOVEN

D&E
event
2019

Value & Customer Benefits Summary

- Reduced design costs
  - Typically 50% reduction in design effort
    - Quote: "Schematics ready for PCB Layout from 10 months down to 5 months"
  - Reduced number of layers and vias means lower manufacturing costs

- Shorter design time cycle
  - Typically 30-40% less design cycle time
    - Quote: "Pin assignment effort reduced from 4-8 weeks per FPGA to 1-2 weeks per FPGA including time to compile the FPGA to check design rules"

- Minimized design errors
  - Correct-by-construction FPGA Vendor rules-driven I/O assignment, guaranteed error-free pin assignments
  - Auto-synchronization of HDL-PCB designs
  - By using prequalified or auto generated symbols

- Improved signal quality
  - 50% less trace length, 20% fewer vias means "cleaner" signals and increased timing budget
   - Every via on a trace is a discontinuity.