

# Speed-up Your FPGA-on-Board Design Flow

Bas Hassink

Senior Application Engineer

InnoFour

**DESIGN AUTOMATION & EMBEDDED SYSTEMS**

**8 OKT** ←  
VAN DER VALK HOTEL  
EINDHOVEN



# Agenda

## ■ Presentation

- IO Standards Effect Pin Assignment
- Review IO standards and structures
- Integration of IOPT in PCB design flow

## ■ Demonstration

# IO Standards Effect Pin Assignment

- Most common sources of FPGA failures or delays:



#1 Timing Closure

#2 High Speed Interfaces (PCIe, DDR3)

#3 Pin assignment and I/O errors

# IO Standards and Pin Assignments

- IO Standards vary greatly, even within one FPGA
- IO Organized in banks with one voltage reference.
  - +3.3, +2.5, +1.8 are common;
  - One bank may be different from the next.
- Single ended IO are LVTTTL or LVCMOS, with many variations including HTL, SSTL, GTL, etc.
- Differential IO typically LVDS but also LVPECL, CML, etc.
- MOST IMPORTANT:  
Global nets are usually assigned to specific pins that can also be IO. PCB Layout must use these pins as clocks or reset if global nets are to be used



# FPGA Device Support


- Mentor supports a comprehensive up-to-date library of FPGA vendor devices



- Link to Support Center (<https://support.sw.siemens.com/en-US/knowledge-base/MG593597>) to download the latest IOPT FPGA library update

## Where to download the latest I/O Optimizer library information.

- To view the latest xDX IOPT library version number and the content of the library select [here](#) .
- To download the latest library as a zip file select [here](#) .
- To request a new device that is not already in the library complete the document [here](#) .





- Proactive monthly delivery of Vendor device family updates
- On-demand service support for the very latest devices
  - Average new device support delivery is 2 weeks
  - Free available to all VX.\*.\* customers on maintenance support contract
  - Covers pre-release and restricted devices where access is available

# FPGA-on-Board Collaboration


## ■ Bridging the domains of FPGA design and PCB design

- Optimizes the FPGA IO in the Board context, resulting in easier and more efficient routing to the FPGA
- Less netline cross overs - Less vias, Less trace length
- Imports HDL, Vendor Constraints, CSV, Place & Route report and Schematic as the connectivity source
- Exports HDL, Constraints, CSV for vendor validation




## ■ Board Schematic Design:

- Multi-FPGA I/O Optimization (unravel/swapping) adheres to vendor device IO Standard and Pin rules
- Multi-Instances of one FPGA supported
- Component placement can be forwarded to PCB




Optimized I/O



# FPGA Source Data Management

## ■ Merge Connectivity

- Preview of pending changes as the FPGA evolves
  - Opportunity to Accept/Reject new changes
- When multiple sources change at once
  - HDL connectivity compared first
  - Followed by separate passes of Constraints, CSV, etc.
- Opportunity to adjust IO Standard and Direction
- xDX IOPT Notifies user when source data changes



Merge Connectivity: HDL

| Action                              | PCB Name | HDL Name    | Pins | Signal Type | IOStandard      | Direction |
|-------------------------------------|----------|-------------|------|-------------|-----------------|-----------|
| <b>MERGED</b>                       |          |             |      |             |                 |           |
| <input checked="" type="checkbox"/> |          | sramBW_n<4> |      | IO          | 2.5 V (Default) | Out       |
| <input checked="" type="checkbox"/> |          | sramBW_n<5> |      | IO          | 2.5 V (Default) | Out       |
| <input checked="" type="checkbox"/> |          | sramBW_n<6> |      | IO          | 2.5 V (Default) | Out       |
| <input checked="" type="checkbox"/> |          | sramBW_n<7> |      | IO          | 2.5 V (Default) | Out       |
| <input checked="" type="checkbox"/> |          | sramDQP<4>  |      | IO          | 2.5 V (Default) | InOut     |
| <input checked="" type="checkbox"/> |          | sramDQP<5>  |      | IO          | 2.5 V (Default) | InOut     |
| <input checked="" type="checkbox"/> |          | sramDQP<6>  |      | IO          | 2.5 V (Default) | InOut     |
| <input checked="" type="checkbox"/> |          | sramDQP<7>  |      | IO          | 2.5 V (Default) | InOut     |
| <b>REMOVED</b>                      |          |             |      |             |                 |           |
| <b>UNCHANGED</b>                    |          |             |      |             |                 |           |

Merge Connectivity: Pin report file

| Action                              | PCB Name                                 | HDL Name                                 | Pins                                | Signal Type  | IOStandard                           | Direction |
|-------------------------------------|--|--|-------------------------------------|--|--------------------------------------|-----------|
| <b>MERGED</b>                       |  |  |                                     |  |                                      |           |
| <input checked="" type="checkbox"/> | ADDR<0>                                  | ADDR<0>                                  | G11                                 | IO   | LVC MOS18                            | Out       |
| <b>Current</b>                      | <input checked="" type="radio"/> ADDR<0> | <input checked="" type="radio"/> ADDR<0> | <input checked="" type="radio"/> IO | <input checked="" type="radio"/> LVC MOS18 (Default) | <input checked="" type="radio"/> Out |           |
| <b>Imported</b>                     | <input type="radio"/> ADDR<0>            | <input type="radio"/> ADDR<0>            | <input type="radio"/> G11           | <input type="radio"/> LVC MOS18                      | <input type="radio"/> LVC MOS18      |           |

Types mapping


|                                     |       |            |
|-------------------------------------|-------|------------|
| <input checked="" type="checkbox"/> | CLOCK | DIFF       |
| <input checked="" type="checkbox"/> | GND   | AnalogTRTN |
| <input checked="" type="checkbox"/> | GND   | CLOCK      |
| <input checked="" type="checkbox"/> | GND   | CONFIG     |
| <input checked="" type="checkbox"/> | GND   | DIFF       |
| <input checked="" type="checkbox"/> | GND   | JTAG       |
| <input checked="" type="checkbox"/> | VCC   | CONFIG     |

|                   |       |
|-------------------|-------|
| <b>PIN TYPES</b>  |       |
| A7                | IO    |
| <b>ATTRIBUTES</b> |       |
| PCB Name          | Error |
| HDL Name          | Error |
| IOStandard        | LVTTL |
| Direction         | Out   |

# FPGA-on-Board Signal Assignment



- Signal-to-Pin assignment is correct-by-construction adhering to the FPGA vendor IO Standard and Pin rules
- Custom partitioning the device into functional symbol grouping instead of IO Banks
  - Merging IO Banks or create Partitions graphically
  - Provides flexibility and control in I/O Optimization

| PCB Name | HDL Name        | Dir   | Pin            | Partition  | Type | I/O Standard |
|----------|-----------------|-------|----------------|------------|------|--------------|
| +        | ALUOUT<7:0>     | Out   | E34,L34,J34... | XV4_Bank9  | IO   | LVCNMOS25    |
| +        | B_EDGE<7:0>     | In    | AM2,AK3,...    | XV4_Bank12 | IO   | LVCNMOS25    |
| +        | ▶ Clock         | In    |                |            | IO   | LVCNMOS25    |
| +        | Error_flag      | Out   | K34            | XV4_Bank9  | IO   | LVCNMOS25    |
| +        | GND             | Inout | A19,A27,A...   |            | GND  |              |
| +        | Image<7:0>      | Out   | AP26,AP21...   | XV4_Bank7  | IO   | LVCNMOS25    |
| +        | ▶ Image_Enhance | In    | L1             | XV4_Bank10 | IO   | LVCNMOS25    |
| +        | INIT            | In    | L3             | XV4_Bank10 | IO   | LVCNMOS25    |
| +        | OPCODE<2:0>     | In    | J5,K1,H5       | XV4_Bank10 | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<63:0>  | Out   | AK34,AK33...   |            | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<0>     | Out   | A833           | XV4_Bank13 | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<1>     | Out   | AA34           | XV4_Bank13 | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<2>     | Out   |                |            | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<3>     | Out   | T34            | XV4_Bank13 | IO   | LVCNMOS25    |
| +        | ▶ P_DATA<4>     | Out   | V33            | XV4_Bank13 | IO   | LVCNMOS25    |



# Pin Grouping & Partitioning


- Corporate Library Parts creation
  - Librarian uses the IOPT licensed *FPGA Part Wizard* to accurately and efficiently create the complex part
  - FPGA parts are instantiated from Designer Search or Databook
  - Design flow is easy-to-use, simple and error free
  - IOPT manages the rule driven pin assignment, pin swap & IO unravelling
  - Optimized FPGA IO is Back Annotated to Schematic symbol pin property instances
  - Unravel between partitions is available



# Pin Grouping & Partitioning

## ■ Customized Part Partitioning

- Flexible process allowing the Part to be partitioned the designer requires e.g. Partitioned in to Schematic functions DDR3
- IOPT Symbol Generator automatically creates the part & symbols and saved to the local design project library
  - Full Read/Write access by Engineers
  - Packager looks for the data first into Project Library, then to Central Library
  - Part Number must be unique
- Optimized FPGA IO connectivity is synchronized with schematic using the Project Integration mechanism
- FPGA parts are instantiated from Designer>MyParts>FPGA menu
- Option to export/publish to the corporate library



# Multi-Giga Bit transceiver (MGT) signal group support

- Support for swapping whole channel and block structures of related MGT signals to improve board connectivity

Two receiver signals from different blocks selected.


| Number | Partition | Name    | Signal      | Type  | MGT Channel | MGT Block |
|--------|-----------|---------|-------------|-------|-------------|-----------|
| C8     | BankQR    | PAD1171 | poetx_N<14> | MGTTX | CHANNEL3    | BL22      |
| D8     | BankQR    | PAD1172 | poetx_P<14> | MGTTX | CHANNEL3    | BL22      |
| R3     | BankQR    | PAD1139 |             | MGTTX | CHANNEL3    | BL21      |
| R4     | BankQR    | PAD1140 |             | MGTTX | CHANNEL3    | BL21      |
| T1     | BankQR    | PAD1137 |             | MGTTX | CHANNEL3    | BL21      |
| T2     | BankQR    | PAD1138 |             | MGTTX | CHANNEL3    | BL21      |
| U3     | BankQR    | PAD1135 |             | MGTTX | CHANNEL3    | BL21      |
| U4     | BankQR    | PAD1136 |             | MGTTX | CHANNEL3    | BL21      |
| V1     | BankQR    | PAD1133 |             | MGTTX | CHANNEL3    | BL21      |
| V2     | BankQR    | PAD1134 |             | MGTTX | CHANNEL3    | BL21      |
| AA3    | BankQR    | PAD1127 | poetx_N<3>  | MGTTX | CHANNEL0    | BL21      |
| AA4    | BankQR    | PAD1128 | poetx_P<3>  | MGTTX | CHANNEL0    | BL21      |
| AB1    | BankQR    | PAD1125 | poetx_N<0>  | MGTTX | CHANNEL0    | BL21      |

option "Swap Entire MGT Blocks" introduced to swap all receiver and transmitter differential signals together between blocks. This operation keeps related receiver and transmitter pairs together in a channel after swap to different block



Two receiver signals from different channels selected.

| Number | Partition | Name    | Signal      | Type  | MGT Channel | MGT Block | I/O |
|--------|-----------|---------|-------------|-------|-------------|-----------|-----|
| BC3    | BankQR    | PAD1078 | poetx_P<2>  | MGTRX | CHANNEL0    | BL19      | 1,4 |
| BD8    | BankQR    | PAD1077 | poetx_N<2>  | MGTRX | CHANNEL0    | BL19      | 1,4 |
| BA5    | BankQR    | PAD1084 | poetx_P<5>  | MGTTX | CHANNEL1    | BL19      | 1,4 |
| BB5    | BankQR    | PAD1083 | poetx_N<5>  | MGTTX | CHANNEL1    | BL19      | 1,4 |
| BC6    | BankQR    | PAD1082 | poetx_P<5>  | MGTRX | CHANNEL1    | BL19      | 1,4 |
| BD6    | BankQR    | PAD1081 | poetx_N<5>  | MGTRX | CHANNEL1    | BL19      | 1,4 |
| AU3    | BankQR    | PAD1095 | poetx_N<9>  | MGTTX | CHANNEL2    | BL19      | 1,4 |
| AU4    | BankQR    | PAD1096 | poetx_P<9>  | MGTTX | CHANNEL2    | BL19      | 1,4 |
| AV1    | BankQR    | PAD1093 | poetx_N<10> | MGTRX | CHANNEL2    | BL19      | 1,4 |
| AV2    | BankQR    | PAD1094 | poetx_P<10> | MGTRX | CHANNEL2    | BL19      | 1,4 |
| AR3    | BankQR    | PAD1099 | poetx_N<13> | MGTTX | CHANNEL3    | BL19      | 1,4 |
| AR4    | BankQR    | PAD1100 | poetx_P<13> | MGTTX | CHANNEL3    | BL19      | 1,4 |
| AT1    | BankQR    | PAD1097 | poetx_N<13> | MGTRX | CHANNEL3    | BL19      | 1,4 |
| AT2    | BankQR    | PAD1098 | poetx_P<13> | MGTRX | CHANNEL3    | BL19      | 1,4 |
| AW41   | BankQL    | PAD1055 |             | MGTTX | CHANNEL3    | BL16      |     |

option "Swap Entire MGT Channels" introduced to swap receiver and transmitter differential signals together between channels.





4 MGT channels loaded with transmitter and receiver signals.



Unravel optimized connections by moving all signals from one channel to another keeping relationships between signals untouched.


# FPGA-on-Board I/O Optimization

- Integrated Floor Planner enables and multi-FPGA optimization in the context of a board layout
  - Simple pre-layout of placement before board exists
  - Multi-FPGA Unravel and selected group Pin Swap
- IOPT manages all pin swapping adhering to vendor IO Standard device rules
  - Option to unravel signal across Partitions
  - Multi-Instances of one FPGA supported
  - Component placement forwarded to PCB
- IO Optimization results in:
  - Easier trace routing – less netline cross overs
  - Less vias, less trace length, Potential for less board layers



# Demonstration: High Level Flow Overview


*System Architecture Specification*





*\*Xilinx User Constraints file (UCF)*  
*\*Xilinx Design Constraints file (XDC)*  
*\*Synopsys Design Constraints file (SDC)*

# Demonstration: Current Design Status


*System Architecture Specification*



\*Xilinx User Constraints file (UCF)  
\*Xilinx Design Constraints file (XDC)  
\*Synopsys Design Constraints file (SDC)




## Demonstration: Current Design Status



# Value & Customer Benefits Summary

- Reduced design costs
  - Typically 50% reduction in design effort
    - Quote: "Schematics ready for PCB Layout from 10 months down to 5 months"
  - Reduced number of layers and vias means lower manufacturing costs
- Shorter design time cycle
  - Typically 30-40% less design cycle time
    - Quote: "Pin assignment effort reduced from 4-8 weeks per FPGA to 1-2 weeks per FPGA including time to compile the FPGA to check design rules"
- Minimized design errors
  - Correct-by-construction FPGA Vendor rules-driven I/O assignment, guaranteed error-free pin assignments
  - Auto-synchronization of HDL-PCB designs
  - By using prequalified or auto generated symbols
- Improved signal quality
  - 50% less trace length, 20% fewer vias means "cleaner" signals and increased timing budget
    - Every via on a trace is a discontinuity.




[www.innofour.no](http://www.innofour.no)

[www.innofour.dk](http://www.innofour.dk)

[www.innofour.se](http://www.innofour.se)

[www.innofour.nl](http://www.innofour.nl)

[www.innofour.be](http://www.innofour.be)



**InnoFour**

twentepoort oost 61-02

7609 rg almelo

netherlands

kvk 0817 4767

+ 31 (0)546 45 45 30

+ 31 (0)546 45 30 06

[info@innofour.com](mailto:info@innofour.com)

[www.innofour.com](http://www.innofour.com)

**DESIGN AUTOMATION & EMBEDDED SYSTEMS**

**8 OKT** ←  
VAN DER VALK HOTEL  
EINDHOVEN

**D&E**  
event  
2019