

# Modern hardware development with *Clash*

Jan Kuper

[jan.kuper@qbaylogic.com](mailto:jan.kuper@qbaylogic.com)

WoTS, Utrecht, 27-30 sept 2022

 **QBayLogic.**



# Overview

- Power of FPGAs
- Programming methodologies
- Open source: *Clash*
- Example: IIR
- Processor design
- Features




# Power of FPGAs

- When software is not fast enough
  - High throughput
  - Low latency
  - Low energy consumption
- 
- Accelerators
  - Dedicated processors
  - Network switches, communication




# CPU vs FPGA



**Normal processor**

Software controls computation process





**FPGA**

Computation integrated in hardware

# Programmability

## HLS



- Well known languages (C/C++, Matlab, Simulink)
- Different style of thinking
- Black box translation
- No control over performance



Crash



- One language
- Model-based
- Strong abstractions
- Simulation
- Control over design
- Generates VHDL/Verilog



# Example: IIR-filter

## Medical application; Requirements (a.o.):

- 250 sensors, 0.5M samples/second
- Floating Point
- FPGA: 300MHz
- Number of arithmetical operators minimal

HLS failed ...

# Example: IIR-filter

## Medical application; Requirements (a.o.):

- 250 sensors, 0.5M samples/second
- Floating Point
- FPGA: 300MHz
- Number of arithmetical operators minimal

HLS failed ...

## Results

	Number of operators	Pipeline stages	Taps IIR	Cycles
	1	8	6	49
Multiplier	1	8	10	61
Adder	1	11	20	78

Freq: 550MHz

# IIR: Formal model





# IIR: Formal model



# IIR: Formal model



$$y_n = \frac{1}{a_0} \left( \sum_{i=0}^N b_i x_{n-i} - \sum_{j=1}^M a_j y_{n-j} \right)$$

$$= c \left( 0 \oplus b_{0..N} \hat{*} x_{n..n-N} - 0 \oplus a_{0..M-1} \hat{*} y_{n-1..n-M} \right)$$

- Word-for-word translation
- Haskell = Math
- Executable

```
yA n | n < 0 = 0
      | otherwise = c * ( foldl (+) 0 zipWith (*) (b&[0..nn]) (y&[n,n-1..n-nn])
                          - foldl (+) 0 zipWith (*) (a&[0..mm-1]) (yA&[n-1,n-2..n-mm]) )
```

# IIR: Formal transformations

- Parameter accumulation
- Recursor
- ➔ Architecture



# IIR: Architecture

```
yC (xs,ys) x = ( (xs',ys') , y )  
  where  
    y   = c * (bs·xs - as·ys)  
    xs' = x +>> xs  
    ys' = y +>> ys
```



```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```




# IIR: Architecture

```
yC (xs,ys) x = ( (xs',ys') , y )  
  where  
    y  = c * (bs·xs - as·ys)  
    xs' = x +>> xs  
    ys' = y +>> ys
```

```
us · vs = foldl (+) 0 (zipWith (*) us vs)
```



Dot product:



# IIR: Architecture

$yC(x_s, y_s) x = (x_s', y_s'), y$




where

$y = c * (b_s \cdot x_s - a_s \cdot y_s)$

$x_s' = x \ggg x_s$


$y_s' = y \ggg y_s$

$us \cdot vs = \text{foldl } (+) \ 0 \ (\text{zipWith } (*) \ us \ vs)$



Dot product:


WORLD OF  
TECHNOLOGY  
& SCIENCE



Optimisations needed




# IIR: Linearisation




$$y = c(bs \cdot xs - as \cdot ys)$$

# IIR: Linearisation



$$\begin{aligned}y &= c(bs \cdot xs - as \cdot ys) \\ &= c((bs ++ -as) \cdot (xs ++ ys)) \\ &= (c(bs ++ -as)) \cdot (xs ++ ys) \\ &= ps \cdot xys \\ &= \text{foldl } (+) 0 (\text{zipWith } (*) ps xys) \\ &= \text{foldl } ((+) a (*)) 0 pxys \\ &= \text{foldl } f 0 pxys \\ &= \text{foldr } f 0 pxys\end{aligned}$$





# Some further design steps

- Sequentialisation
- Pipelining
- State machine
- ...

→ All within the same language

→ All provably correct

→ Model driven design



# Processor design

- Embedded languages
- Formal semantics of instruction set
- Automatic generation of bit representations

Again:

- ➔ One language
- ➔ Provably correct




# Tool support

- Type checking
  - Numbers, functions, etc
  - Synchronisation
  - Clock domain crossings
- Interactive simulation (REPL), cycle accurate
- Random test generation
- Minimal debugging case



# Book



Dr. Gergő Érdi: *Retrocomputing with Clash – Haskell for FPGA Hardware Design*,  
<https://gergo.erd.hu/retroclash/>, December 2021

# Hal 9: Development Club / IOT Paviljoen



Stand: 9B076



Thank you

